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Compressed sensing (CS) is a new signal processing approach that has disrupted the Shannon-
Nyquist limit based design methodology and has opened promising avenues for building energy-
efficient radio frequency integrated circuits (RFICs) for detecting and estimating particular classes
(i.e. sparse) of signals. Whether in application domains where naturally occurring signals are
sparse or where representations of signals subject to the fidelity limits or configuration settings
of the radio equipment are often found to be sparse, the emergence of CS has forced us to re-
imagine the radio receiver. While realizing some of the potential benefits promised by theory,
CS-RFIC architectures proposed in earlier research were not particularly suitable for mass-market
applications.
This thesis demonstrates how to take a new signal processing technique all the way to the hard-
ware level. So far, the main focus in literature has been how CS offers a significant advantage for
signal processing. This work will show how CS techniques drive novel architectures down to the
integrated circuit level. This requires close collaboration between communication system devel-
opers, integrated circuit designers and signal processing experts. The trans-disciplinary approach
presented here has led to the unification of CS-inspired architectures for wideband signal detection
with robust, legacy architectures for high-sensitivity signal reception. The result is a functionally
flexible and rapidly reconfigurable CMOS RFIC compactly implemented on silicon with the po-
tential to achieve the cost, size and power targets in mass-market applications. While the focus
of this thesis is RF signal finding and reception in frequency, the CS-based RFIC design approach
presented here is applicable to a wide range of other applications like direction-of-arrival and range
finding.
We begin by developing a signal-model driven approach for optimizing the performance of
CS RF frontends (RFFEs). We consider sparse multiband signals with supports contained within
a frequency span extending from fMIN to fMAX . The resulting quadrature analog-to-information
converter (QAIC) is a flexible-bandwidth, blind sub-Nyquist sampling architecture optimized for
energy consumption and sensitivity performance. The QAIC addresses key drawbacks of earlier
CS RFFE architectures like the modulated wideband converter (MWC) that implement frequency
spans extending from 0 to fMAX . While these earlier architectures, a direct implementation of
CS signal processing theory, have several beneficial properties, the true cost of their proposed
analog frontend significantly diminishes the sensitivity performance and energy savings that CS
methods have the potential to deliver. They use periodic pseudo-random bit sequence (PRBS)
generators where the clock frequency fPRBS scales up with the maximum signal frequency fMAX . In
contrast, fPRBS in the QAIC RFFE scales up with the instantaneous bandwidth IBW, where IBW =
( fMAX   fMIN). This results in significant performance advantages in terms of energy consumption
and sensitivity performance. The QAIC uncouples fPRBS from fMAX by performing wideband
quadrature downconversion ahead of analog mixing with PRBSs at an intermediate frequency (IF).
However, the dual heterodyne architecture of the QAIC suffers from spurious responses at IF
caused by gain and phase imbalance in its wideband downconverter.
We then show how the direct RF-to-information converter (DRF2IC) compactly adds CS wide-
band detection to a direct conversion frequency-translational noise-cancelling (FTNC) receiver
by introducing pseudo-random modulation of the local oscillator (LO) signals and by consolidat-
ing multiple CS measurements into one hardware branch. The DRF2IC inherits benefits of the
FTNC receiver in signal reception mode. In CS wideband detection mode, the DRF2IC inher-
its key advantages from both the earlier lowpass CS architectures and the QAIC while avoiding
the drawbacks of both. It uncouples fPRBS from fMAX in contrast with the MWC. In contrast
with the QAIC, the DRF2IC employs a direct conversion RF chain with narrow bandwidth analog
components at baseband thereby avoiding frequency-dependent gain and phase imbalance. The
DRF2IC chip occupies 0.56mm2 area in 65nm CMOS. In reception mode, it consumes 46.5mW
from 1.15V and delivers 40MHz RF bandwidth, 41.5dB conversion gain, 3.6dB noise figure (NF)
and -2dBm blocker 1dB compression point (B1dB). In CS wideband detection mode, 66dB oper-
ational dynamic range, 40dB instantaneous dynamic range and 1.43GHz instantaneous bandwidth
are demonstrated and 6 interferers each 10MHz wide scattered over a 1.27GHz span are detected
in 1.2us consuming 58.5mW.
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Wireless systems, over the past three decades or so have proven to be a significant productivity
tool for every sector of the national and global economy. Important existing commercial sys-
tems include radio and television broadcasting, mobile cellular and WiFi communications as well
as GPS. Soon billions of new devices ranging from personal health monitoring devices to smart
cars and unmanned aerial vehicles will compete with mobile phones for access to an increasingly
congested electromagnetic spectrum. Notable emerging systems include “Internet of Things” and
other machine-to-machine communication applications. While these systems continue to prolif-
erate and consumer demand for instantaneous, over the air access to large volumes of content
continues to grow, natural resources like energy and radio spectrum remain scarce. Due to the
nature of EM wave propagation, the available bandwidth at different carrier frequencies, and the
practical size of antennas, spectrum ranging from roughly 600MHz to 6GHz is of particular im-
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portance for mobile wireless communications. As such, the electro-magnetic spectrum is a finite
natural resource.
It has been estimated that mobile wireless data traffic alone will grow tenfold over the next five
years and by several orders of magnitude over the coming decades. If these trends continue in the
US, the result will be a spectrum deficit of 500MHz in the near term and over 1GHz in the medium
term. Responding to this impending spectrum shortfall, the US President’s Council of Advisors
on Science and Technology (PCAST) released a report 1 in 2012 that recommended sharing of up
to 1GHz of federal government radio spectrum, ranging from roughly 2.7GHz to 3.7GHz, with
non-governmental entities. Noting the spectrum usage inefficiency of existing scheduled access
cellular systems, the council further recommended that future systems deployed in the PCAST
bands deliver significantly improved spectrum utilization efficiency. A recent survey [20] shows
that while the average spectrum utilization of the GSM 900 band in Paris is above 45%, the overall
spectrum utilization from 400 MHz to 3 GHz is roughly 10%. Another study [21] shows that in
the fifty largest cities in the US an average of twenty channels are vacant in the highly desirable
VHF and UHF broadcast television bands. Therefore, the current paradigm (in e.g. mobile cellular
communications) of pre-allocating spectrum for use by designated classes of devices will no longer
be sufficient to guarantee access to all.
1President’s Council of Advisors on Science and Technology, ”Report to the President Realizing the Full Potential
of Government-Held Spectrum to Spur Economic Growth.” https://apps.dtic.mil/dtic/tr/fulltext/u2/a565091.pdf
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1.1 Dynamic Shared Medium Access Systems
Cognitive Radio (CR) [22] is a proposed paradigm shift for wireless communications aimed at
overcoming the existing spectrum utilization efficiency challenges. Spectral occupancy studies
have shown that assigning fixed uses for the spectrum has lead to extreme crowding in some spec-
tral bands and significant under utilization in other areas. The CR paradigm makes possible the
opportunistic use of any available spectral resource, access resource and device resource. Instead
of assigning particular frequency bands once-and-forever for fixed uses, in cognitive radio the
mobile terminals will assess the spectrum usage in their specific location at the given time and
dynamically access the available spectrum with the appropriate access technology (i.e. LTE, WiFi,
etc.). This type of dynamic shared spectrum access (DSSA) is illustrated in Fig. 1.1. The mobile
terminal opportunistically accessed a shared pool of often fragmented spectrum while rapidly de-
tecting and avoiding large interferers and weak incumbents. DSSA will significantly alleviate the
spectrum scarcity problem while respecting the rights of the spectrum incumbents.
Advances CR-based dynamic shared medium access (DSMA) systems will force us to rethink
the radio transceiver. In many scenarios, a static long-range radio link will be replaced by, or
supplemented with, multiple short-range dynamic links. Future CR terminals will rapidly gain
awareness of their fast-changing environment and opportunistically access the wireless medium
a three-dimensional cube consisting of time, frequency and angle resources as illustrated in Fig.
1.2. A possible embodiment of a future multi-tiered, dynamic shared medium access (MT-DSMA)




Figure 1.1: Illustration of dynamic shared spectrum access. The mobile terminal opportunistic
accesses a shared pool of spectrum while avoiding large interferers and weak incumbents.
The key characteristics of the MT-DSMA system that enable it to deliver significantly improved
resource utilization efficiency over existing scheduled access systems are listed below.
• Accommodates three categories of devices, Tier 1 through Tier 3, with different levels of
medium access privilege.
• Employs a data base that enumerates resources designated for Tier 1 and Tier 2 use only.
The data base is accessible by all three categories of devices.
• Employs “smart” Tier 3 devices that opportunistically use remaining often under-utilized
resources.
Tier 1 devices include those employed by federal and commercial RADAR, police and emer-







Figure 1.2: The wireless medium conceptualized as a time-frequency-angle resource cube.
guaranteed exclusive access to designated channels. The medium access rights of Tier 1 devices
are enforced by federal policy. Tier 2 devices include those employed by commercial small cell
operators that pay licensing fees to gain access to designated channels for a limited duration in
specific geographical vicinities. Scheduled access cellular communication schemes like 3GPP are
most likely to be employed by Tier 2 systems. Tier 2 systems deployed in the PCAST bands may
be used to offload cellular networks deployed in other frequency bands. MT-DSMA systems are
expected to maintain a data base that enumerates channels designated for Tier 1 and Tier 2 use
only.
Tier 3 “smart” devices are likely to be employed by various emerging commercial systems
that opportunistically utilize the remaining PCAST resources. Contention based medium access
schemes, like CSMA in WiFi, are thought to be particularly suitable for Tier 3 systems. However,
it is expected that 3GPP cellular terminals employing scheduled medium access schemes will also
operate as Tier 3 devices in the PCAST band. Therefore, a heterogeneous mix of wireless termi-
nals will have to coexist in the PCAST band. Examples of Tier 3 applications include hotspots for
6
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Figure 1.4: Frequency and angle spectrum seen by a Tier 3 smart receiver where only a few
occupied frequency and angle bins exceed a specified threshold; (a) frequency spectrum and (b)
angle spectrum.
home and enterprise, mobile gaming, machine-to-machine communications and etc. The terminal
labeled T3 Device 1 in Fig. 1.4 may for example take advantage of the ”hotspot” to download a
movie (or other large volumes of content) by opportunistically aggregating several available Tier 3
PCAST band resources in its immediate geographical vicinity. This process may be facilitated by
the cellular service provider of the said Tier 3 device to offload the cellular network. Tier 3 devices
will have to determine the availability of resources through data base lookup and frequency-angle
spectrum sensing and opportunistically access multiple available resources (e.g. component carri-
ers or frequency resources and beams or angle resources) while respecting spectrum incumbents
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and coexisting with other peer (i.e. Tier 3) devices. The frequency and angle spectrum as seen
by a Tier 3 DSMA receiver is illustrated in Fig. 1.4. The spectrum will include signals from
devices belonging to all three categories. As such, the spectrum in general is expected to be con-
gested. However, depending on the geographical location of the Tier 3 device under consideration,
the spectrum seen by it may include only a few large frequency and angle components exceeding
some threshold as illustrated in Fig. 1.4(a) and (b).
1.2 Dynamic Shared Medium Access Receiver Requirements
Spectrum sensing [23] is a key component of CR. A spectrum-aware CR receiver (CR-RX) for
DSMA [24] depicted in Fig. 1.5 will include a sweeping spectrum analyzer, a wideband signal
detector, a dynamic link management (DLM) engine and a high-sensitivity signal receiver. The
DLM engine will use information from the sweeping spectrum analyzer and the wideband signal
detector to reconfigure the signal receiver in order to opportunistically access the shared pool of
spectral bands. Sweeping spectrum analyzers are key to detecting weak incumbents or finding
gaps in the crowded spectrum. Compressed-sampling (CS) architectures have the potential to
enable energy-efficient, rapid, wideband signal detection.
While CS signal detectors [4, 7, 8, 13, 25–29], sweeping spectrum spectrum analyzers [30–35]
and high sensitivity signal receivers [36–40] have been demonstrated on chip, these functions are
currently implemented in distinct hardware blocks. The spectrum-aware radio receiver in Fig.
?? consists of multiple commercial off-the-shelf components. Going forward, functionally flexi-





























Figure 1.5: A conceptual illustration of a spectrum-aware cognitive radio receiver frontend suit-
able for dynamic spectrum access.
achieve the cost, size and power targets in mass-market applications. This new generation of multi-
function CR-RX architectures will need to quickly switch between their reception and detection
modes as required by the deployment scenario.
To further motivate this work, LTE Licensed-Assisted Access (LAA) [41] is considered as a
usecase of MT-DSMA Tier 3 deployment where time division duplex (TDD) mode LTE terminals
form an anchor link in a licensed band (cellular band access link in Fig. 1.3) and opportunistically
form multiple additional links in an unlicensed band (PCAST band Tier3 opportunistic access
link in Fig. 1.3). This type of LTE-LAA deployment, a specific example of MT-DSMA Tier3
deployment is illustrated in Fig. 1.6. An important feature of LTE-LAA ensuring fair coexistence
with WiFi terminals is a listen-before-talk (LBT) mechanism [41] where the LTE terminals perform
energy-detection based clear channel assessment (CCA) before opportunistically transmitting on
10




























Figure 1.6: LTE Licensed-Assisted Access (LAA) - a specific example of a MT-DSMA Tier 3
deployment.
unused channels in the unlicensed band. A possible channel access mechanism for LTE-LAA can
include a two-step sensing procedure as listed below.
1. Rapidly detect the location of strong signal components within the unlicensed band to con-
struct a channel exclusion list.
2. Perform CCA for a specified minimum amount of time on a set of candidate channels outside
of the exclusion list to check for weak WiFi incumbents.
Fig. 1.4(a) illustrates a snapshot of the dynamic spectrum environment that the LTE-LAA terminal
may have to operate in. We use a real-valued signal x(t) to model the spectrum, where the Fourier
transform X( f ) of the signal vanishes outside of some known frequency range F = (0, fMAX ]. We
assume that F is partitioned into N bins, where N = fMAX/B and each bin is of width B Hz. Up to
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K of these bins, where K << N are occupied by components of X( f ) with bandwidth of at most
B Hz and with power that exceeds a predefined threshold. We note that the spectrum of the signal
x(t) is sparse when considering frequency components above this threshold as illustrated in Fig.
2.3. We further assume that of the N total bins in F , N0 bins are contained in F0 = [ fMIN , fMAX ] and
that N0 bins are contained in F 0=(0, fMIN). The frequency components of the signal that exceed a
predefined threshold in F0 are assumed to occupy only K0 bins, where K0 << N0 < N.
An LAA deployment example is considered where the unlicensed band F0 includes N0=50
channels of width B=20MHz.2 To further motivate this work, a future 5G deployment is consid-
ered where TDD-LTE is performed in dense small-cell environments with a heterogenous mix of
multiple (e.g. 20 or more) terminals, relays and accesspoints. The TDD subframe duration is as-
sumed to be 300us with a roughly 17% (50us) overhead for control signaling [42]. This extremely
short-duration subframe is designed to enable fast link-direction switching in order to achieve the
1ms round-trip latency goal of 5G. Adding an additional 25us for the two-step sensing procedure
proposed above for LTE-LAA leads to a TDD subframe with a reasonable 25% overhead as illus-
trated in Fig. 1.7.
The spectral mask around large signal components in F0 with received power greater than e.g
-20dBm is considered when constructing a channel exclusion list.3 This approach of excluding
frequency and angle resources near large signal components is illustrated in Fig. 1.8. It is assumed
that 6 adjacent channels (3 on each side of the carrier) surrounding each of the K0 large signals
2The US President’s Council of Advisors on Science and Technology in 2012 recommended sharing government
spectrum ranging from 2.7 GHz to 3.7 GHz with non-governmental entities. It is anticipated that various CR-DSMA
systems will be deployed in this spectrum.
3The LTE-LAA receiver’s blocker 1dB compression point or blocker noise figure [36] performance in the unli-

















 tscan = 3.5us
 tCCA = 9us
 tDLSU = 25us
 tDATA = 250us 
300us
Figure 1.7: LTE-LAA frame structure used for DSMA. LBT is implemented to ensure coexis-
tence with peer e.g. WiFi devices and rapid wideband spectrum scanning is included to facilitate
opportunistic spectrum access.
located at carrier frequencies f1, f2 · · · fK0 as illustrated in Fig. 2.3 are unusable for transmission as
the leakage into these adjacent channels may exceed the required CCA energy detection threshold
of -82dBm [41]. Assuming K0=6, the exclusion list consists of 42 channels. We are thus left
with 8 usable candidate channels out of the N0=50 total channels in F0. The general concept of
constructing a resource exclusion list is illustrated in Fig. 1.9 using a time slice of the resource
cube (Fig 1.2). The LTE-LAA terminal now must randomly select a channel from the candidate
list and perform high-sensitivity energy detection for a CCA duration of 9us [41]. If the chosen
channel contains energy above the CCA threshold, the LTE-LAA terminal must randomly select
a different channel on the candidate list. Assuming that at least 2 CCA trials are needed to find a
suitable channel in the candidate list, we are left with 7us for the widband detection of K0 large
signals in F0.
In addition to the requirement of developing a reconfigurable architecture that unifies high-
sensitivity reception, swept narrowband detection and CS wideband detection, the CS detection






















































































Figure 1.8: Approach used to construct the frequency and angle resource exclusion sets; (a) il-
lustration of blocked frequency resource, (b) illustration of blocked angle resources, (c) swept-
frequency B1dB response of an FTNC receiver [2], (d) swept-angle (DoA) B1dB response of a













Figure 1.9: A snapshot or time slice (frequency-angle subspace) of the resource cube to illustrating
how a resource exclusion list is constructed.
1. Find the location of the K0 frequency components in the wanted e.g. unlicensed band F0
while consuming a state-of-the art amount of energy.
2. Reduce the impact of noise and K0 signal components in the unwanted band F 0.
3. Achieve a wideband signal detection time in the order of 1us to further reduce the TDD-LTE
subframe overhead or to accommodate additional CCA steps while maintaining a reasonable
overhead.
The CR-DSMA receiver features and performance goals motivated by the LTE-LAA use case
are listed in Table 1.1.
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Table 1.1: CR-DSMA receiver features and performance goals
General feature
A flexible and rapidly reconfigurable architecture for reception and detection
High-sensitivity signal reception and energy-efficient wideband signal detection
CMOS implementation with a compact silicon footprint
Signal reception mode performance goals
Effective sensitivity level Noise figure <4dB
Out-of-band blocker immunity 1dB gain compression for >-5dBm blockers
Signal detection mode performance goals
Span  1GHz
Scan time for RBW 20MHz <5us
Operational dynamic range   60dB
Mode (reception and detection) switching time 1us
1.3 Thesis Organization
This thesis is organized as follows. Chapter 2 provides a brief background on high-sensitivity
signal receivers, sweeping spectrum analyzers and compressed-sampling (CS) wideband detectors
for sparse multiband signals. Specifically, the frequency-translational noise-cancelling (FTNC)
receiver suitable for blocker tolerant reception is introduced. The modulated wideband converter
(MWC), a multi-branch CS architecture suitable for rapid wideband signal detection along with
the orthogonal matching pursuit algorithm (OMP) commonly used for CS support recovery is also
introduced in chapter 2.
Chapter 3 introduces a signal-model driven approach for improving the energy-efficiency and
frequency-scalability of the CS signal detector that leads to the development of the quadrature
analog-to-information converter (QAIC) architecture. A frequency domain model of the QAIC
RF frontend with linear impairments is developed. An approach for selecting the QAIC system
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parameters is outlined. Link level simulations in an AWGN channel is performed to demonstrate
the capabilities of the QAIC.
Chapter 4 teaches how to transform the FTNC receiver into a CS wideband detector using a
flexible LO generator. The result is the direct RF-to-information (DRF2IC) architecture that unifies
high-sensitivity signal reception and CS wideband signal detection into a single reconfigurable
architecture. An energy consumption model of the DRF2IC RF frontend and CS DSP is developed.
The DRF2IC RF frontend chip implementation is described in chapter 5 and the measurement
results are included in chapter 6. Chapter 7 includes comparisons to state of the art receivers and
CS detectors.
Additional related work covering the QAIC chip implementation, CS architectures for direction-
of-arrival finding, DSP methods for impairment compensation and receiver architectures for inter-
band carrier aggregation is included in Chapter 8.
Chapter 2
Background
This chapter provides a brief introduction to high-sensitivity signal receivers, sweeping spectrum
analyzers and compressed-sampling (CS) wideband signal detectors.
2.1 The Frequency-Translational Noise-Cancelling Receiver
Future cognitive radio (CR) receivers must be able to tolerate large out-of-band blockers while
maintaining minimal gain compression and noise figure degradation. Off-chip narrow bandpass
SAW filters have been used to provide immunity from out-of-band blockers. However, this results
is narrowband receiver architecture where banks of bandpass SAW filters and switches must be
used in the receiver RF frontend to select the desired frequency band of operation. Future CR
terminals will have to operate in a fragmented spectrum environment ranging from e.g. 600MHz
to 6GHz that contain several defined spectral bands. Using a set of RF band filters and switches in















































Figure 2.1: The frequency translational noise cancelling receiver RF frontend.
The frequency-translational noise-cancelling (FTNC) receiver [36,37] shown in Fig. 2.1 breaks
the tradeoff between out-of-band linearity, noise figure and wideband operation. The FTNC em-
ploys two passive-mixer based downconversion paths. The high-linearity mixer-first path [43, 44]
upconverts the baseband TIA lowpass frequency response to RF thereby delivering a high-Q RF
frequency response centered around the LO frequency. The input impedance ZBB1( f ) of the TIA
is also upconverted by the passive mixers to RF [45] thereby delivering tuned matching centered
around the LO frequency as illustrated in Fig. 2.1. The input impedance ZIN( f ) of the FTNC
receiver thus delivers a 50W match to the desired signal at the LO frequency and a short at all
other frequencies above and below the LO frequency thereby reflecting out-of-band blockers. The
FTNC also includes a low-noise downconversion path consisting of a low-noise transconductance
amplifier (LNTA), passive mixers and TIAs. The LNTA path is known to be the linearity bottle-
neck of the FTNC receiver. To ensure good out-of-band linearity of the low-noise downconversion
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path, the FTNC receiver avoids developing voltage gain prior to baseband filtering. The virtual
ground looking into the TIA input appears at the RF side of the passive mixers and ensures low
voltage swing at the output of the LNTA prior to baseband filtering. Voltage gain at out-of-band
blocker frequencies is avoided by using switches with low on resistance in the passive mixers and
by including large shunting capacitors at the input of the TIAs.
In order to deliver low noise figure performance the FTNC receiver performs noise-cancellation
as first demonstrated in wideband noise-cancelling LNAs [46]. The mixer-first path of the FTNC
provides impedance matching and current measurement. The LNTA path provides a measure of
the voltage at the RF input. The noise in the LNTA path consists of noise that is generated in the
LNTA path as well as noise that appears in the LNTA path from the mixer-first path. The goal of
noise cancellation is to remove the portion of noise in the LNTA path that leaks in from the mixer-
first path. This is done by forming a weighted sum of the mixer-first and LNTA path baseband
outputs and co-optimizing these weights to remove the leaked noise in the LNTA path.
2.2 The Sweeping Spectrum Analyzer
In a stationary spectrum environment, a traditional sweeping spectrum analyzer (SSA) may be
used to sequentially examine all N bins in Fig. 2.3, one at a time, to find the location of the K
large signal components. However, sweeping spectrum analyzers suffer from a tradeoff between
resolution bandwidth and scan time, which makes them unsuitable for searching a large number
of channels over a wide frequency range in a short period of time in a rapidly changing spectrum







Figure 2.2: The sweeping spectrum analyzer RF frontend.
a direct conversion architecture to facilitate power dissipation comparisons between the SSA and
other RF architectures for signal reception and compressed-sampling signal detection. The SSA is
assumed to include a tunable RF bandpass filter that is used to select the frequency range of interest
(frequency span). The tunable baseband lowpass filter is used to set the resolution bandwidth B.
Within its frequency span, the SSA observes one frequency bin of width B Hz at a time. The input
signal is bandpass filtered, direct downconverted to DC, lowpass filtered and sampled at a rate
fs   B Hz. The power of the signal within a bin is estimated from ns consecutive I, Q samples
from the ADCs and compared to a predefined threshold to determine if that bin is occupied. The
time required to observe one bin is Tbin = ns/B. The time and energy required to observe the
entire frequency range of interest is Tspan = NTbin and ESSA = NPSSATbin, where PSSA is the power
consumed by the frontend shown in Fig. 2.2.
Note that for a fixed energy ESSA, an alternative parallel approach where N frontends are em-
ployed simultaneously could be used to reduce the time needed to scan the frequency range of
interest. In the later case, Tspan = Tbin but the frontend power is NPSSA and therefore ESSA remains
unchanged. This type of tradeoff between hardware complexity and scan time is important in
applications where the support locations of the multi-band signal change quickly with time. For
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sparse multi-band signals, CS methods successfully facilitate this tradeoff while keeping hardware
complexity manageable.
2.3 Compressed-Sampling Wideband Signal Detectors
Compressed sensing (CS) is a new signal processing approach that has disrupted the Nyquist based
design methodology and opened promising avenues for building time- and energy-efficient hard-
ware for detecting and estimating particular classes (i.e. sparse) of signals. CS has been used in a
wide variety of applications ranging from magnetic resonance imaging (MRI) [48, 49], ultrasound
imaging [50], electrocardiography (ECG) [51], signle-pixel cameras for image sensing [52], video
sensing [53], weather radar [54], 3-D LIDAR imaging [55, 56], wireless communication [57, 58]
and cognitive radio [59]. Whether in application domains where naturally occurring signals are
sparse or where representations of signals subject to the fidelity limits or configuration settings
of the sampling equipment are often found to be sparse, the emergence of CS has forced us to
re-imagine signal processing hardware.
2.3.1 Sparse Multiband Signal Model
In this section a model for sparse multiband signals or signals with block-sparsity is developed.
Fig. 2.3 illustrates a snapshot of the dynamic spectrum environment that a cognitive radio terminal
may have to operate in. We use a real-valued signal x(t) to model the spectrum, where the Fourier
transform X( f ) of the signal vanishes outside of some known frequency range F = (0, fMAX ]. We
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Figure 2.3: Spectrum of a sparse multiband signal with lowpass support where the frequency
components above a threshold occupy only K of the total N = fMAX/B bins F = [0, fMAX ].
K of these bins, where K << N are occupied by components of X( f ) with bandwidth of at most B
Hz and with power that exceeds a predefined threshold. We note that the spectrum of the signal x(t)
is sparse when considering frequency components above this threshold as illustrated in Fig. 2.3.
We further assume that of the N total bins in F , N0 bins are contained in F0 = [ fMIN , fMAX ] and that
N0 bins are contained in F 0=(0, fMIN) as illustrated in Fig. 1.4(a) in section 1.1. The frequency
components of the signal that exceed a predefined threshold in F0 are assumed to occupy only K0
bins, where K0 << N0 < N.
2.3.2 The Modulated Wideband Converter
Over the past several decades silicon chips for RF signal reception and detection have experienced
tremendous advances in performance, reliability and cost. These chips have utilized RF integrated
circuit (RFIC) architectures that adhere to the Shannon-Nyquist limit based sampling approaches
where N samples of a real-valued signal x(t) 2 RN are collected by uniformly sampling the signal
at a rate fs > 2 fMAX , where fMAX is the maximum frequency present in the signal.
Several CS RF frontend (RFFE) architectures have emerged in recent years. These may be
categorized based on the type of signal they are intended to work with. The Random Demodulator
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(RD) [64–68] is a sub-Nyquist sampling architecture suitable for sparse multi-tone signals. In this
section, we briefly review existing CS wideband detection solutions for sparse multiband signals
or signals with block-sparsity. CS RFFE architectures can be applied to both support detection
and signal reconstruction problems. The focus of this work are architectures suitable for rapidly
detecting the spectral locations of supports constituting sparse multiband signals or signals with
block-sparsity.
CS theory tells us that certain types of signals x(t) can be recovered by collecting m mea-
surements, where m < N. The number of required CS measurements m is proportional to the
information bandwidth of the signal as opposed to the required number of Shannon-Nyquist sam-
ples N which is proportional to the instantaneous bandwidth of the signal. For this to be possible,
CS requires that two conditions be met; i) the signal is sparse in some transform domain and ii) the
sampling waveforms used to generate the m CS measurements have extremely dense representa-
tions in that same transform domain. The operation of the sensing apparatus used to generate the m
CS measurements may be described as y = Ax = FYz, where y 2 Cm, A 2 Cm⇥N and x 2 RN . As
an example, Y 2 CN⇥N may represent the standard Fourier basis and the matrix F 2 Rm⇥N may
contain the m sensing waveforms fi 2 RN used to make the measurements. The vector z contains
all of the bins in the spectrum of the sparse multiband signal x. This is illustrated in Fig. 2.4. The
signal of interest x(t) must have a sparse representation in Y whereas the sensing waveforms fi(t)
must have very dense representations in Y. We can attempt to recover the sparse vectors X = Yx
with at most k < N supports with power that exceed some threshold from measurements y, and
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Figure 2.4: A system of equations representing the operation of a sensing apparatus used to gen-
erate compressed-sampling measurements.
techniques from convex optimization [60–63] if all subsets of k columns taken from the matrix A
are nearly orthogonal. For example, assume F is a random matrix with m   Cklog(N/k) rows,
where C is an implementation dependent constant. Further assume that each row of F consists of
independent uniform ±1 sequences of length N. Then all subsets of k columns taken from the prod-
uct FY, where Y is the DFT matrix, will be nearly orthogonal with high probability. Therefore,
the signal x(t) with a k-sparse representation X 2 RN in Y can be recovered using only m << N
measurements.
The modulated wideband converter (MWC) [25–27] is discussed. While the MWC has been
proposed for signal reception in [25, 26], in this work we consider the MWC for rapid wideband
signal detection only. Results from CS theory [60–63] show that if the the spectrum of a signal
is sparse (i.e. K << N) in Fig. 2.3, it is possible to detect the location of the K occupied bins in
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Figure 2.5: The modulated wideband converter RF frontend.
high detection probability (PD) using the e.g. the Orthogonal Matching Pursuit (OMP) algorithm
[69–72] even if the locations of these K bins are changing rapidly and are not known in advance.
Furthermore, in contrast with Nyquist rate approaches employing a single branch with a high
sampling rate ADC or multiple branches with lower rate ADCs, hardware branches producing each
CS measurement need only employ an ADC sampling frequency fADC ⇡ B Hz thereby ensuring
that the aggregate sampling rate m ·B Hz is proportional to the information bandwidth K ·B Hz and
is much smaller than the instantaneous (or Nyquist) bandwidth fNY Q = 2 fMAX = 2N ·B Hz.
The MWC [25–27] depicted in Fig. 2.5 employs a multi-branch RFFE. The MWC mixes
its input signal x(t) at RF with pseudo-random bit sequences (PRBSs) pi(t) of length L = 2N,
frequency fPRBS   2 fMAX and lowpass filters the mixer outputs to produce zi(t) which are then
sampled at a low rate ( fADC ⇡ B) to produce CS measurements Yi. Spread spectrum theory [73]











Figure 2.6: Conceptual illustration of the modulated wideband converter operation.
the N bins including both signal components and noise appears at baseband. This is illustrated in
Fig. 2.6. Nominally, each of the m branches in the MWC RFFE produces only one measurement
and therefore, m branches driven by m unique PRBSs pi(t) with low cross correlation are needed.
The number multiplications needed in the OMP when used with the MWC is L = 4K ·m ·N [27].
The energy consumption model of the MWC is described in (2.1), where ns is the number of







{PLNA +m(PMXR +PLPF +PADC +PPRBS)} (2.1)
The time required to gather one sample is Ts = 1/ fADC, where fADC is the clock frequency of the
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analog-to-digital converters (ADCs). The total power PMWC consumed by the MWC RF frontend
includes power consumed by the low noise amplifier (PLNA), the mixers (PMXR), the anti-aliasing
filters (PLPF ), the ADCs (PADC) and the PRBS generators (PPRBS).
The MWC system parameters are listed in Table 3.1. We highlight that while the MWC has
several beneficial properties, its maximum frequency is limited by the clock frequency of its peri-
odic pseudo-random bit sequence (PRBS) generators and it is susceptible to noise and large signal
components in F 0 when configured to detect signals in F0. While the energy consumed by the
MWC can be significantly lower than a traditional sweeping spectrum analyzer when searching a
large number of channels over a wide frequency range, its RFFE architecture does not scale well
to higher frequencies [26] as the required PRBS clock frequency fPRBS   2 fMAX scales up with
the maximum frequency of interest fMAX . Furthermore, since the PRBSs have frequency content
spanning from DC to fMAX , spectral information from F 0 and F0 is mixed down, filtered and sam-
pled by the ADCs as illustrated in Fig. 2.6. Given that we are only interested in detecting signal
components in F0, the MWC unnecessarily adds noise to measurements Yi from F 0 and suffers
from undesired blocking effects in the RFFE when strong unwanted signal components are present
in F 0.
2.3.3 Algorithms for Support Location Recovery
The Orthogonal Matching Pursuit (OMP) [69–72] is the most commonly used algorithm for recov-
ering support locations in a CS system. While other algorithms have been shown to deliver better
probability of support recovery, the OMP is often implemented due to its simplicity. The OMP
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is an iterative process developed to solve underdetermined system of equations Y = AX under the
assumption that the signal X is sparse in some transform domain. The algorithm begins by finding
ai the ith column of A that best explains the measurement Y . This is done by projecting Y =Y0 onto
each column of the system matrix A and finding the column ai that is the most highly correlated
withY0. A modified Gram-Schmidt procedure is then used to remove the component ofY0 that best
approximates aiX from Y0 to produce a residual Y1. The column ai+1 of A that best explains Y1 is
then found and the OMP procedure continues until the residual falls below a chosen threshold or a
specified number of iterations is reached.
Chapter 3
Improving the Energy Efficiency and
Frequency Scalability of the
Compressed-Sampling Wideband Detector
3.1 A Signal-Model-Driven Approach for Architecture Opti-
mization
In this work, we present a blind sub-Nyquist sampling approach for wideband applications. Our
goal is to improve upon the sensitivity and energy consumption performance delivered by the mod-
ulated wideband converter (MWC) [25–27]. This is accomplished by first considering a particular
class of sparse multiband signals x(t) 2 M described in Fig. 3.1. We then exploit the structure of












Figure 3.1: Spectrum of a sparse multiband signal of interest with bandpass support where the
frequency components above a threshold occupy only K0 of the total N0 = ( fMAX   fMIN)/B bins
F0 = [ fMIN , fMAX ].
We will study architectures for sampling sparse multi-band signals. We consider (real-valued,
square-integrable) signals x(t) satisfying two properties: (i) the Fourier transform X( f ) vanishes
outside of a known interval F = (  fMAX ,  fMIN ]
S
[ fMIN , fMAX) and (ii) the support of X( f )
is a relatively small subset of F (i.e., X( f ) is sparse). To formalize the second property, we
assume that F has been partitioned into N = 2N0 disjoint bands, each of width at most B, and
that X( f ) is supported on only K = 2K0 < N = 2N0 of these bands. Specifically, the power of
2K0 bands exceeds a predefined level. We refer to these 2K0 bands as active bands or supports. If
the spectral occupancy K0/N0 is small, then the support of X( f ) has Lebesgue measure  KB Hz
much smaller than the Nyquist bandwidth fNY Q = 2 fMAX Hz of the signal x(t). Fig. 3.1 illustrates
these assumptions. We let M denote the set of such sparse multi-band signals. Our goal is to
efficiently sense signals from M , even if the spectral locations of the K supports are not known in
advance.
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3.2 The Quadrature Analog-to-Information Converter
The quadrature analog-to-information converter (QAIC) [4] illustrated in Fig. 3.2 consists of three
major functional blocks - an RF downconverter, I and Q path modulator banks (mixers, filters and
ADCs) and a pairwise complex combiner. The bandpass filtered signal x(t) 2 M is first downcon-
verted and lowpass filtered. This enables the use of shorter length and lower frequency PRBSs.
The downconverter outputs I(t) and Q(t) are multiplied by PRBSs pi(t), filtered and sampled
at a low rate in the I and Q path modulator banks. The outputs of the I and Q path modulator
banks are pairwise added by the complex combiner to select either the upper [ fMIN , fMAX) or lower
(  fMAX ,  fMIN ] band cluster of the input signal x(t). The I, Q path modulator banks of the QAIC
consist of several (m) branches each employing a unique PRBS with low cross correlation be-
tween PRBSs, such that in principle a sufficiently large number of band mixtures represented by
y1[n] . . .ym[n] allows us to recover the sparse multi-band signal x(t). A conceptual illustration of
the QAIC RF frontend operation is shown in Fig. 3.3.
3.2.1 Frequency Domain Model of the RF Frontend
The schematic section shown in Fig. 3.4 will be used to derive a set of equations that describe the
QAIC operation. Since the key new subsystem block introduced into the QAIC is the downcon-
verter, its impairments are included in the frequency domain model. Only linear impairments are
considered in this work. The downconverter frequency independent impairment model described
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The in-phase (I) and quadrature-phase (Q) local oscillator signals of the downconverter are mod-
eled as (1 + e/2)cos(wct + g/2) and (1   e/2)sin(wct   g/2) [74]. The parameters e and g spec-
ify the downconverter gain imbalance and phase imbalance. The composite parameters in (3.1)
are k11 = (1 + e/2)cos(g/2), k12 =  (1 + e/2)sin(g/2), k21 =  (1   e/2)sin(g/2) and k22 =
(1  e/2)cos(g/2). The frequency dependent mismatch [75] between the I and Q paths introduced
by the downconverter and other components is modeled with filters hI(t) and hQ(t) as illustrated in
Fig. 3.4. For the purpose of this analysis, frequency dependent I, Q mismatch is ignored. However,
the simulation results presented in section 3.3 include both frequency independent and dependent
I, Q imbalance.
Let x(t) 2 M be a sparse multi-band signal as defined in section 3.1. I(t) and Q(t) are the
filtered outputs of the downconverter. Assume that pi(t) is a Tp periodic PRBS of length L =




bi,n e j2pn fpt . The weights bi,n
34
are evaluated in (3.2), where bi,0 . . .bi,L 1 are the amplitudes of the ith branch PRBS employed by
the QAIC [73]. Note that qn = (1  e  j
2p
L n)/ j2pn and yn,k = e(  j
2p














bi,k qn yn,k when n 6= 0
(3.2)
The Fourier transform of Ĩi(t) = Îi(t) ⇤ h(t) and Q̃i(t) = Q̂i(t) ⇤ h(t) are given in (3.3). The inputs
Îi( f ) and Q̂i( f ) to the filters with impulse response h(t) are linear combinations of the fp shifted
copies of I( f ) and Q( f ).




bi,n [k11XI( f  n fp)+k12XQ( f  n fp)]




bi,n [k21XI( f  n fp)+k22XQ( f  n fp)]
(3.3)
Since I( f ), Q( f ) = 0 when f is not in the range  ( fMAX   fMIN)/2 to ( fMAX   fMIN)/2, the Fourier
transform in (3.3) can be expressed with a finite sum. The signals Ĩi(t) and Q̃i(t) are sampled at
fs samples per second. The samples yIi[n] and yQi[n] are combined and the output of the complex
combiner yi[n] are used to recover the support of the input signal x(t). The Fourier transform of
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the signals yi[n] is given in (3.4).










bi,k yn,k qn[k11XI( f  n fp)+k12XQ( f  n fp)] ⌥
j bi,k yn,k qn[k21XI( f  n fp)+k22XQ( f  n fp)] }
(3.4)
The QAIC operation is described by (3.5), where F̃ 2 R2m⇥2L is the sensing matrix, Ỹ 2 C2L⇥2L
is the dictionary matrix and Q̃ 2 C2L⇥2L is a diagonal matrix containing a set of complex weights.
Y (e j2p f Ts) = A z̃( f ) = SF̃ỸQ̃K z̃( f ) (3.5)
The matrices S and K represent the complex combiner action and the downconverter impairments




1 · · · 0 ⌥ j · · · 0
... . . .
...
... . . .
...




The block diagonal matrices F̃ 2 R2m⇥2L, Ỹ 2 C2L⇥2L and Q̃ 2 C2L⇥2L described in (3.7) consist
of the matrices F 2 Rm⇥L, Y 2 CL⇥L and Q 2 CL⇥L respectively. The rows of the matrix F
contain the amplitudes of the m unique pseudo-random bit sequences employed by the QAIC. Y
is a discrete Fourier transform matrix and Q is a diagonal matrix containing the complex weights
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The action of the quadrature RF downconverter with frequency independent linear impairments is
described by the matrix K 2 R2L⇥2L given in (3.8). The entries of the matrix K are those given in




k11 · · · 0 k1,2 · · · 0
... . . .
...
... . . .
...
0 · · · k11 0 · · · k12
k2,1 · · · 0 k22 · · · 0
... . . .
...
... . . .
...




The vector z̃( f ) 2 C2L in (3.5) includes all of the (2L0 + 1) frequency shifts of XI( f ) and XQ( f )
by fp Hz. The relationship between the vector z̃( f ) described in (3.9) and the spectrum of the
complex signal XIF(t) = I(t)  jQ(t) at the output of the wideband downconverter in Fig. 3.4 is
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illustrated in Fig. 3.5.




2 [X( f   fc +L0 fp)+X( f + fc +L0 fp)]
...
1
2 [X( f   fc  L0 fp)+X( f + fc  L0 fp)]
1
2 j [X( f   fc +L0 fp) X( f + fc +L0 fp)]
...
1




Given observations (3.5), we can attempt to recover the sparse vectors z̃( f ) from measurements
Y ( f ), and hence determine the frequency support of the input signal x(t). This can be done effi-
ciently using techniques from convex optimization [60–63] if the matrix A in (3.5) respects the
geometry of the sparse vector z̃( f ). Specifically, if for a small constant d, (3.10) holds then the
sampling and reconstruction procedure will succeed.
(1 d)ksk22  kAsk22  (1+d)ksk22 8 2K0-sparse s (3.10)
For example, if in (3.5) F̃ is a random matrix (say with entries independent uniform ±1), the
product F̃Ỹ satisfies requirement (3.10) with high probability. Furthermore, if the off-diagonal
entries of K in (3.5) are not too large then our experiments in section 3.3 show that recovery is
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n = L0 = 3
B
|I(f – nfp ) - jQ(f – nfp )|
fADC = B
Figure 3.5: Conceptual illustration of the relationship between the vector z̃( f ) in equation 3.5 and
the fp frequency shifted spectrum of the complex signal XIF(t) = I(t)  jQ(t) at the output of the
wideband downconverter. All N0 = L = 2L0 + 1 = 7 frequency shifts by fp = B Hz ranging from
L0 fp to  L0 fp are shown.
39
still possible. Specifically, when 0.94 < k11,k22 < 1.06 and |k12|, |k21| < 0.1, the QAIC system is
able to deliver a dynamic range of 20 dB as demonstrated by the results in Fig. 3.11.
3.2.2 RF Frontend Parameter Selection
The MWC and QAIC system parameters are defined in Table 3.1. The MWC samples a real
signal x(t) 2 M at RF. Its frequency span extends from DC to fMAX and contains N0 = d fMAX/Be
bands. The modulator bank employed by the MWC processes 2N0 total bands (N0 positive, N0
negative frequency bands) and 2K0 active bands or supports [27]. In contrast, the QAIC samples
a complex signal I(t) ⌥ j · Q(t) at an intermediate frequency (IF). Its span extends from fMIN
to fMAX and contains N0 = d( fMAX   fMIN)/Be total bands. The I and Q path modulator banks
employed by the QAIC together process N0 total bands and K0 active bands. We note that the
number of bands 2N0 processed by the MWC is much larger than that processed by the QAIC when
fMIN >> 0. The downconverter parameters fc (local oscillator frequency) and f3dB,IQ (lowpass
filter bandwidth) afford the QAIC an additional degree of frequency span adjustability compared
to the MWC. Employing values for the parameter pair { fc, f3dB,IQ} as shown in Table 3.1, both
the lower and upper ends of the QAIC frequency span may be adjusted. In contrast, only the upper
end of the MWC span is adjustable. This has significant sensitivity implications as demonstrated
in section 3.5. Note however, that the QAIC flexibility comes at the cost of an unwanted (upper or
lower) band cluster residual at IF caused by I, Q path imbalances. Depending on the level of I, Q
imbalance, this can increase the false alarm probability of the QAIC.
It is assumed that both the MWC and QAIC systems employ maximal length PRBSs generated
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Table 3.1: MWC and QAIC system parameters
MWC QAIC
fc - ( fMAX + fMIN)/2
f3dB,IQ - ( fMAX   fMIN)/2
L (2r  1)   2N0 (2r  1)   N0
fPRBS BL   2 fMAX BL   ( fMAX   fMIN)
M d2K0 CMWC log(
L
4K0




fs   qB   qB
with linear feedback shift register (LFSR) structures. The sequence length L is equal to 2r   1,
where r 2 Z+ for a maximal length LFSR type PRBS. The number of shift registers r in the LFSR
structure must be chosen such that L   2N0 for the MWC and L   N0 for the QAIC. The chipping
frequency fPRBS of the PRBSs employed by the MWC must be greater than twice the maximum
frequency fMAX of the input signal. See [27] for details. In contrast, fPRBS for the QAIC must be
greater than the band cluster width ( fMAX   fMIN) of the input signal. Note that for an input signal
with fMIN >> 0 the difference between the chipping frequency and length of the PRBSs employed
by the MWC and QAIC may be quite significant. This has significant energy consumption and
sensitivity implications as demonstrated in sections 3.4 and 3.5.
The total number of branches M needed by the MWC, QAIC for successful signal recovery is
proportional to the number of observed supports multiplied by a logarithmic factor and constants
CMWC   1, CQ   1. M µ 2K0 branches are required by the MWC. See [27] for details. Due to its
complex I, Q structure the QAIC requires m µ K0 in-phase and quadrature-phase branches. The
QAIC therefore employs M = 2m total branches. The required sampling rate per branch for both
systems is fs   B Hz. The aggregate sampling rate of each system is M fs. It should be noted
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Table 3.2: System implementation examples ( fs ⇡ B)
MWC parameter values
Use Case fc f3dB,IQ L fPRBS
Case 1 - - 2047 10.235 GHz
Case 2, 3 - - 1023 10.23 GHz
QAIC parameter values
Use Case fc f3dB,IQ L fPRBS
Case 1 3.2 GHz 500 MHz 255 1275 MHz
Case 2 3.2 GHz 500 MHz 127 1270 MHz
Case 3 3.45 GHz 250 MHz 63 630 MHz
that the number of branches M may be traded (reduce by a factor q, where q 2 Z+) for the branch
sampling rate fs as shown in Table 3.1.
In order to illustrate the differences between the MWC and the QAIC, three use cases are
considered. System parameter values for each use case are listed in Table 3.2. The frequency
range of interest for the first use case extends from fMIN = 2.7 GHz to fMAX = 3.7 GHz and covers
the entire PCAST1 band. The desired resolution bandwidth setting B is 5 MHz for the first use case.
The branch sampling rate fs is set slightly higher than B Hz for all use cases. The MWC processes
2N0 = 1480 total (positive and negative frequency) bands and therefore, must be configured with
r = 11, L = 2047 and fPRBS = 10.235 GHz to meet the first use case requirements. In contrast, the
QAIC processes N0 = 200 total bands and must be configured with r = 8, L = 255 and fPRBS = 1275
MHz for the first use case.
The desired resolution bandwidth setting B is 10 MHz for the second and third use cases. The
frequency range of interest for the second use case covers the entire PCAST band. The frequency
1The US Presidents Council of Advisors on Science and Technology (PCAST) in 2012 recommended sharing of
up to 1GHz of federal government radio spectrum, ranging from 2.7 GHz to 3.7 GHz, with non-governmental entities.
It is anticipated that various cognitive radio systems will be deployed in this spectrum.
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range for the third use case extends from 3.2 GHz to 3.7 GHz and covers only the upper half of the
PCAST band. Since the MWC processes 740 total bands, it must be configured with r = 10, L =
1023 and fPRBS = 10.23 GHz for both the second and third use cases. If the maximum frequency
fMAX of the signal is unchanged, the frequency span of the MWC also remains unchanged. On
the other hand, the QAIC is a more flexible and scalable system. Specifically, the QAIC system
parameters N0, L and fPRBS scale with both of the signal parameters fMIN and fMAX . It processes
100 total bands and must be configured with r = 7, L = 127 and fPRBS = 1270 MHz for the second
use case. For the third use case, the QAIC processes 50 total band and must be configured with r =
6, L = 63 and fPRBS = 630 MHz. Evidently, the QAIC frequency span has an additional degree of
adjustability and may be set to better match the frequency range of interest. This adjustability pro-
vides the QAIC with energy consumption and sensitivity performance advantages over the MWC
system.
3.3 Simulation Results
The simulation platform, the system performance evaluation approach and the simulation results
are presented in this section. The performance of the QAIC is evaluated in two steps. The first set
of simulations are performed in a constant-SNR setting. The received SNR is set relatively high to
minimize the impact of noise but other signal parameters like the number of active bins (supports)
are swept while the RFFE parameters like the number of branches are held constant. Further
simulations in the first set include scenarios where the number of active bins in the received signal
are held constant while the RFFE branches and the RFFE linear impairment levels are swept.
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Once the initial values for the QAIC system parameters are selected with the aid of the first set
of simulations, a second set of link-level simulations are performed. A simple AWGN channel is
assumed and the QAIC performance with the system parameter values chosen in the first step is
evaluated under swept SNR conditions.
3.3.1 Simulation Platform
A behavioral model depicted in Fig. 3.6 has been developed for end-to-end system performance
evaluation. A noise generator is used to model the wireless channel. The noise power level relative
to the signal power level is set with the SNR parameter. The Orthogonal Matching Pursuit (OMP)
[76] is employed by the support recovery block. The OMP is a simple greedy heuristic for sparse
recovery, which forms an estimate of the signal support one element at a time. It offers an attractive
tradeoff between algorithm simplicity and recovery guarantees [69, 77]. It is assumed that the
support recovery algorithm has no knowledge of matrix K . Our goal is to show that successful
recovery is possible in the presence of realistic levels of uncorrected frequency independent and
frequency dependent I, Q imbalance.
The QAIC model is set to observe the full PCAST frequency band at a resolution bandwidth
B of 10 MHz. Values for the QAIC system parameter set { fc, f3dB,IQ,L, fPRBS, fs} associated with
use case 2 listed in Table 3.2 are used for all results presented in this section. A lower bound for
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Figure 3.6: Spectrum sensor system testbench
3.3.2 RF Frontend Dimension Selection
The QAIC system performance in the presence of noise only is studied first. The I, Q path mis-
match is turned off for results presented in Fig. 3.7 through Fig. 3.10. The results of this study
are used to estimate a lower bound for the parameter CQ (and therefore M = 2m) in the absence of
I, Q impairments. For each simulation point, the input signal consists of K0 equal power supports
located at center frequencies randomly selected from a predefined set. Results in Fig. 3.7 demon-
strate that M = 2m > 32, 36 and 40 is required to detect K0 = 4, 5 and 6 equal power supports with
a detection probability PD   99% and false alarm probability PFA  10% when the SNR is set to
12 dB. We therefore require CQ   2.5 when SNR = 12 dB. For results presented in Fig. 3.8 and
Fig. 3.10, the total number of branches M = 2m is fixed at 36. Therefore, CQ ⇡ 3, 2.5, 2.3 and 2
for K0 = 4, 5, 6 and 7 respectively.
We observe that SNR ⇡ 12 dB is sufficient to deliver PD   99% and PFA  10% for K0 = 4, 5.
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PD, K0 = 4
PD, K0 = 5
PD, K0 = 6
PD, K0 = 7
PFA, K0 = 4
PFA, K0 = 5
PFA, K0 = 6
PFA, K0 = 7
Figure 3.7: QAIC detection probability PD and false alarm probability PFA vs number of branches
M = 2m (q = 1, SNR = 12 dB)
On the other hand, since CQ < 2.5 for K0 = 6, 7 in Fig. 3.8 and Fig. 3.10, a signal to noise ratio of
12 dB is not sufficient to guarantee PD   99% and PFA  10%.
The impact of I, Q path mismatches on the QAIC system performance is studied next. The
SNR is set to a relatively high value of 20 dB to separate the I, Q imbalance effects from noise
effects. The frequency independent gain and phase imbalance model is described in section 3.2.1.
Frequency dependent I, Q imbalance is modeled by introducing variations in the amplitude and
phase responses of filters hI(t) and hQ(t) in Fig. 3.4. The variations in phase and amplitude are set
to distinct values for each of the two filters such that the maximum frequency dependent gain and
phase imbalance is 1 dB and 5  for results presented in Fig. 3.9. The frequency independent I, Q
imbalance parameter pair {e,g} is swept to generate results in Fig. 3.9. It is seen that the system
is able to deliver PD   99% and PFA  10% for K0 = 4, 5 when M = 2m = 36 in the presence of a
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PD, SNR = 9 dB
PD, SNR = 12 dB
PD, SNR = 15 dB
PFA, SNR = 9 dB
PFA, SNR = 12 dB
PFA, SNR = 15 dB
Figure 3.8: QAIC detection probability PD and false alarm probability PFA vs K0 (q = 1, M = 2m
= 36)
frequency independent imbalance of 1 dB, 10  and a maximum frequency dependent imbalance of
1 dB, 5 .
3.3.3 Link Level Simulation in an AWGN Channel
Finally, the impact of both noise and I, Q impairments is illustrated in Fig. 3.11. Dynamic range
(DR) is used as a measure to gauge system performance. DR of a QAIC system designed to handle
K0 supports (i.e. CQ has been appropriately chosen) is defined as the maximum power difference
between k < K0 weak supports and (K0   k) strong supports that the system can handle in the
presence of I, Q impairments and noise while delivering a desired PD, PFA performance. In Fig.
3.11, K0 = 5 and the input signal consists of 1 weak support and 4 equal power strong supports all
located at center frequencies randomly selected from a predefined set. The power level of the weak
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Figure 3.9: QAIC detection probability PD and false alarm probability PFA vs frequency indepen-
dent I, Q gain and phase imbalance (q = 1, M = 2m = 36, maximum frequency dependent I, Q
imbalance is 1 dB and 5 )





















PD, K0 = 4
PD, K0 = 5
PD, K0 = 6
PD, K0 = 7
PFA, K0 = 4
PFA, K0 = 5
PFA, K0 = 6
PFA, K0 = 7
Figure 3.10: QAIC detection probability PD and false alarm probability PFA vs SNR (q = 1,
M = 2m = 36)
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PD, M = 2m = 36
PFA, M = 2m = 36
PD, M = 2m = 40
PFA, M = 2m = 40
Figure 3.11: QAIC dynamic range (q = 1, frequency independent I, Q imbalance is 1 dB, 10 ,
maximum frequency dependent I, Q imbalance 1 dB, 5 , input signal consists of 1 weak and 4
equal power strong supports, the power of the weak support is -20 dB relative to each of the strong
support power)
support is set to -20 dB relative to each strong support. The frequency independent I, Q imbalance
level is set to 1 dB, 10 . It is shown in [78] that this level of gain, phase imbalance for wideband
analog downconverters is achievable. The maximum frequency dependent imbalance is set to 1
dB and 5 . Results in Fig. 3.11 demonstrate that M = 2m = 36 (or equivalently CQ = 2.5) and
SNR ⇡ 32 dB is sufficient to detect the weak and four strong supports while delivering PD > 95%
and PFA < 10%. Note that since the power of the weak support is -20 dB relative to the strong
supports, the required weak support power to noise power ratio for successful detection is roughly
12 dB. M = 2m = 40 (CQ = 2.8) is needed to deliver PD > 99% and PFA < 10%. We conclude
that the QAIC delivers 20 dB of dynamic range for I, Q impairment levels outlined above while
maintaining PD > 99% and PFA < 10% when the condition CQ   2.8 is met.
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3.4 Energy Consumption Model
The STSA in Fig. 2.2 is used as the benchmark for energy comparisons. Power estimates for
the MWC and QAIC are developed relative to a first-order power model of the STSA. The STSA
power PST SA in (3.11) is separated into four parts.
PST SA = PLNA +PSY NT H +2PMXR +2PBB (3.11)
PLNA in (3.11) is the low noise amplifier power, PSY NT H is the sweeping PLL synthesizer power,
2PMXR is the power consumed by the two mixers and 2PBB is the total power consumed by the
two lowpass filters and ADCs. The power consumed by the MWC and QAIC as a function of
the power consumed by the STSA elements are given in (3.12). Note that 2dm/qe in (3.12),
where m = K0 CQ log(LQ/K0), is the total number of branches employed by the QAIC. The power
consumed by the QAIC downconverter is PIQ in (3.12).
PMWC ⇡ PLNA + dM/qe(PMXR +qPBB)+PMWCPRBS
PQAIC ⇡ PLNA +PSY NT H +PIQ+
2dm/qe(PMXR +qPBB)+PQPRBS
(3.12)
PMWCPRBS and PQPRBS in (3.13) represent the power consumed by the PRBS generators em-
ployed by the MWC and QAIC. It is known that the number of latches needed to generate M gold
sequences of length L from two maximal length LFSR-PRBS generators is 2log2(L +1)+M  1.
Note that in (3.13) fMWCPRBS and fQPRBS are the chipping frequencies and LMWC, LQ are the lengths
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of the PRBSs employed by the MWC and QAIC.
PMWCPRBS =
(2log2(LMWC +1)+ dM/qe 1) fMWCPRBSzMWC
PQPRBS = (2log2(LQ +1)+ dm/qe 1) fQPRBSzQ
(3.13)
The figures of merit for the latches employed by the MWC and QAIC PRBS generators are zMWC
and zQ respectively. Estimates for PQPRBS and the constituent parts of PST SA are derived from
parasitic extracted simulations on a 65nm CMOS foundry process operating with a 1.1 Volt power
supply. An estimate for the figure of merit zMWC is found in [79].
3.5 Model Based Performance Comparisons
To determine the energy ratios EMWC/EST SA and EQAIC/EST SA in section 4.4.3, a first-order esti-
mate for PMWCPRBS, PQPRBS, PIQ and the power dissipated by the four constituent parts of the STSA
relative to PST SA are needed. The power ratio estimates listed in Table 3.3 are used in section 4.4.3.
We note that the majority of the power needed by the MWC is dissipated in the PRBS generator.
The effective sensitivity level ESL given in (3.14) is defined as the weakest support a sensor
can detect in the presence of noise while delivering PD   99% and PFA  10%.
ESL = 10log(KT0BWnoise)+10log(F)+SNR (3.14)
KT0BWnoise in (3.14) is the equivalent thermal noise level [80] at the input of the sensor. The
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Table 3.3: MWC, QAIC sub-system power (LQ = 127, LMWC = 1023, B = 10 MHz, zQ = 0.5
pJ/Hz, zMWC = 2 pJ/Hz)
Relative power of MWC, QAIC subsystems Ratio (%)
PLL Synthesizer (PSY NT H/PST SA) 61 %
LNA (PLNA/PST SA) 25 %
Mixer (PMXR/PST SA) 3 %
ADC and lowpass filter (PBB/PST SA) 4 %
QAIC downconverter (PIQ/PST SA) 25 %
QAIC PRBS latch ( fQPRBSzQ/PST SA) 1.5 %
MWC PRBS latch ( fMWCPRBSzMWC/PST SA) 42 %
noise bandwidth BWnoise of a sensor is determined by the narrowest bandwidth filter employed by
the sensor’s analog frontend. The noise bandwidth for the STSA is B Hz. Since the MWC and
QAIC multiply the input signal by pseudo-random bit sequences, noise from each band of the input
spectrum is aliased to baseband and appears at the outputs of the filters. BWnoise for the MWC and
QAIC is therefore set by the bandwidth of the RF and I, Q filters. The noise bandwidth of the
QAIC is roughly 2 f3dB,IQ Hz. The noise bandwidth of the MWC is determined by the quality
factor QRF of the RF bandpass filter hRF(t). The quality factor of a bandpass filter is defined as
QRF = fc/D f where fc is the center frequency of the filter and D f is its bandwidth. The MWC
noise bandwidth is 2D f Hz. F in (3.14) is the noise factor of the analog frontend. SNR in (3.14) is
the minimum support power to noise power ratio required by the STSA, MWC and QAIC support
recovery algorithms. It is assumed that SNR = 12 dB is required by all three systems for successful
support recovery.
The second and third use cases described in section 3.2.2 are considered next. The center
frequency and bandwidth (or equivalently the quality factor) of the RF bandpass filter used to
select the frequency range of interest in the STSA, MWC and the QAIC RFFE are assumed to be
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fixed. The center frequency is assume to be 3200 MHz and the quality factor QRF is assumed to
be 1.25. We note that the noise bandwidth of the STSA and MWC and therefore their effective
sensitivity levels remain fixed for both use cases. The QAIC on the other hand, is able to scale
its noise bandwidth and therefore its sensitivity level with the signal parameters fMIN and fMAX
by employing programmable bandwidth analog lowpass filters in the frequency downconverter. A
noise figure of 10 dB for the STSA and QAIC analog frontends is derived from parasitic extracted
simulations on a 65nm CMOS foundry process. The MWC frontend noise figure is also assumed
to be 10 dB. We note that the energy efficiency of the MWC and QAIC comes at the cost of
degraded sensitivity. This example however, shows that for a fixed QRF value of 1.25, the effective
sensitivity level of the QAIC is potentially 7 dB better for the full PCAST band application and 10
dB better than that of the MWC for the half PCAST band application.
3.6 Chip Implementation
3.6.1 The Quadrature Analog-to-Information Converter Chip
An implementation of the quadrature analog-to-information converter (QAIC) architecture [4] de-
scribed in section 3.2 is shown in Fig. 3.12. The QAIC chip [7, 8] delivers energy-efficient and
rapid interferer detection over a wide instantaneous bandwidth. The QAIC chip implements a
dual-heterodyne architecture. The wide input RF span is first amplified with a wideband noise-
cancelling LNA and then downconverted to complex IF. The I and Q signals at IF are then simul-












































































































Figure 3.12: The quadrature analog-to-information converter schematic and chip.
outputs of these IF branches are then used by an off-chip compressed sampling (CS) DSP imple-
mented in software to recover the spectral location of a few occupied bins from the wide input
frequency span that contain energy above some user-defined threshold.
The QAIC frontend chip is implemented in 65 nm CMOS occupies 0.43 mm2 and consumes
81 mW from a 1.1 V supply. It senses a frequency span of 1 GHz ranging from 2.7 to 3.7 GHz
with a resolution bandwidth of 20 MHz in 4.4 us. This 50 times faster than traditional sweeping
spectrum scanners. This QAIC is two orders of magnitude more energy efficient than traditional
Nyquist-rate architectures and one order of magnitude more energy efficient than existing low-pass
CS methods. The aggregate sampling rate of the QAIC interferer detector is compressed by 6.3
compared to traditional Nyquist-rate architectures for the same instantaneous bandwidth.
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3.6.2 The Time-Segmented Quadrature Analog-to-Information Converter
Chip
Compressed sensing (CS) analog to information converters (AICs) offer key benefits for signal
reception or detection when the input signal is sparse. So far AICs have been demonstrated in
environments with controlled input signal conditions and with fixed sparsity levels. This work
[11,12] investigates how to make AICs effectively operate in dynamic environments with changing
signal conditions and thus changing sparsity levels. We focus on RF spectrum scanning, where
signals or interferers need to be detected across a wide dynamic RF spectrum, but the presented
concepts are widely applicable for low-pass and band-pass CS AICs. The number of measurements
and hence the number of branches required in a CS RF frontend scales with the sparsity level, i.e.
the number of signals that need to be detected. In practice this leads to excessively large silicon
area for more than a few signals (e.g., six). We introduce the time-segmented quadrature analog-
to-information converter (TS-QAIC), a scalable architecture in Fig. 3.13 for signal detection in
dynamically changing spectrum environments. While our TS-QAIC prototype implements a fixed
number of hardware branches, we experimentally demonstrate adaptive thresholding and adaptive
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Figure 3.13: The time-segmented quadrature analog-to-information converter schematic and chip.
Chapter 4
Unifying High-Sensitivity Reception and
Compressed-Sampling Wideband Detection
into a Single Reconfigurable Architecture
The direct RF-to-information converter (DRF2IC) [2, 3] architecture is introduced in this chap-
ter. The DRF2IC is a flexible architecture capable of both high-sensitivity signal reception and
compressed-sampling (CS) signal detection. While the MWC implementation in [25, 26] attempts
to perform both signal reception and detection in the CS framework, the DRF2IC employs the
frequency-translational noise-cancelling (FTNC) [36–38, 81] receiver architecture in its signal re-
ception mode. The main focus of this chapter is the theory and design of the DRF2IC architecture
for CS wideband signal detection. After a conceptual introduction to its various modes of opera-
tion, the theory of direct downconversion with a modulated LO is described in section 4.1.1. The
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frequency domain model of the DRF2IC in CS detection mode is then developed in section 4.1.2.
A procedure for selecting the DRF2IC RFFE parameters is then described in section 4.1.3. The
CS DSP architecture and algorithm are described in section 4.2 followed by the DRF2IC system
simulation results in section 4.3. An energy consumption model of the DRF2IC RFFE and DSP is
developed in section 4.4.2. The energy consumed by the DRF2IC is then compared to the sweeping
spectrum analyzer and the MWC in section 4.20.
4.1 The Direct RF-to-Information Converter
The proposed DRF2IC RF frontend architecture is illustrated in is shown in Fig. 4.1. The DRF2IC
RFFE employs an FTNC receiver [36–38] with two direct-conversion IQ branch pairs, a flexible
LO generator and digital baseband (DBB) circuitry. The three operational modes of the DRF2IC
RFEE are listed in Table 4.1. In mode 1, the DRF2IC performs signal reception or detection in
a single channel using a standard quadrature LO at fLO. It generates a single RF conversion gain
response around fLO as illustrated in Table 4.1 in mode 1. In mode 2, an LO at fLO is modulated
with a square wave at fM. The resulting LO now consists of two tones at ( fLO   fM) and ( fLO + fM).
This then generates two RF responses around the two LO tones enabling simultaneous detection
of two non-contiguous channels as illustrated in Table 4.1.
For CS wideband detection in mode 3, an LO at fLO is modulated with a PRBS of length N0
and clock frequency fPRBS thereby upconverting to fLO the Fourier line spectra of the PRBS [82]
centered at DC. The resulting LO spectrum thus consists of a series of tones centered at fLO and


























fLO = (fMAX + fMIN)/2 









Figure 4.1: Using a modulated LO to transform an FTNC into the proposed DRF2IC.
Table 4.1: The three modes of operation of the DRF2IC RF frontend and the associated LO
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IF response pair of order l
Figure 4.2: Higher order IF responses in the DRF2IC RFFE analog IQ outputs resulting from
mixing with PRBS modulated LOs.
to drive the passive mixers in the FTNC receiver thereby up-converting the baseband lowpass filter
(transimpedance amplifier) response to multiple RF frequencies separated by B to create a very
wide bandpass RF response with a 3dB bandwidth extending from fMIN = ( fLO   fPRBS/2) to
fMAX = ( fLO + fPRBS/2). The IQ analog output pairs zi(t) contain contributions from all N0 bins of
width B from F0. These bins are folded into (2r +1), where r = 0,1,2 . . . complex IF frequencies
separated by B as illustrated in Fig. 4.2. The PRBS mixing operation of the DRF2IC RFFE in
mode 3 is conceptually illustrated in Fig. 4.3. We note that the DRF2IC downconverts the signal
components and noise from the N0 bins contained in [ fMIN , fMAX ] while suppressing contributions
from noise and signal elements contained in (0, fMIN).
The key challenge in developing circuit architectures to implement CS RF or analog-to-information
converters is generating a sufficient number of independent measurements in the RF or analog do-
main. Multiple CS measurements may be extracted from a single analog branch at the cost of
increased sampling rate per branch and added DSP complexity [27]. This is an important degree
of freedom that we exploit to generate a sufficient number of CS measurements from the m=2 IQ
branch pairs in an FTNC receiver in order to rapidly detect up to K0=6 signal components. Each
of the IQ analog outputs are multiplied by 2r orthogonal complex exponentials of frequencies that














Figure 4.3: Conceptual illustration of the DRF2IC RF frontend operation in mode 3.
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addition to the response at DC. The total number of measurements Yi thus produced by the DRF2IC
RFFE is R = m(2r +1). The CS detection mode parameters of the DRF2IC are listed in Table 3.1.
The DRF2IC inherits benefits of the FTNC receiver [36–38, 81] in signal reception mode. In
CS wideband detection mode, the DRF2IC inherits key advantages from both the MWC and the
QAIC while avoiding the drawbacks of each architecture. It uncouples the PRBS clock frequency
fPRBS from fMAX in contrast with the MWC. In contrast with the QAIC, the DRF2IC employs
a direct conversion RF chain with narrow bandwidth IQ analog components at baseband thereby
avoiding frequency-dependent IQ imbalance and extracts multiple measurements from each analog
IQ branch pair. While the DRF2IC does suffer from finite suppression of image frequencies ex-
tending from   fMAX to   fMIN caused primarily by quadrature errors in its LO generator, this type
of frequency-independent IQ imbalance may be compensated using low-complexity methods [83]
at digital baseband. See sections 4.9 and 6.2 for details.
4.1.1 Direct Downconversion with a Modulated LO
Consider an in-phase branch of the DRF2IC RFFE consisting of an LNTA, passive mixer and a
TIA as illustrated in Fig. 4.4. The various in-phase branch waveforms are illustrated in Fig. 4.5.
The RF output current ilnta of the LNTA is downconverted by the passive mixer consisting of two
switches that are driven by two non-overlapping clocks f0 and f2. Assuming ideal switches, the
mixer output currents iout p and ioutn are equal to ilnta multiplied by the associated clock pulses
f0 and f2 which are modeled as piecewise constant functions alternating between 0 and 1. The


























Figure 4.4: Schematic of the DRF2IC RFFE in-phase branch used to model the use of a modulated
LO to simultaneously downconvert and multiply the input signal x(t) with a piecewise constant
function p(t).
a2,n)e j2pn fLOt where a0,n and a2,n are the Fourier coefficients and fLO is the frequency of the clock
pulses f0 and f2.
When disabled (EN=0), the LO modulator passes the standard in-phase 25% duty cycle input






(F0,F2) when C[1 : 0] = (1,0)
(F2,F0) when C[1 : 0] = (0,1)
(0,0) when C[1 : 0] = (1,1)
(4.1)
where the control signal pair C[1:0] is used to define the transfer function of the LO modulator. The
LO modulator either maintains or flips the polarity of its differential output pair (f0,f2) relative
to its input (F0,F2) when its control signals C[1], C[0] are complements of each other. When














Figure 4.5: Illustration of various waveforms in the in-phase branch of the DRF2IC RFFE.





(b0,n  b2,n) when C[1 : 0] = (1,0)
(b2,n  b0,n) when C[1 : 0] = (0,1)
0 when C[1 : 0] = (1,1)
(4.2)






  jnp/4 and b2,n = b0,ne  jnp, the Fourier coefficients of the TIA differential output















e  jnp/4 when C[1 : 0] = (0,1)
0 when C[1 : 0] = (1,1)
(4.3)
where only the odd coefficients of an are non-zero when C[0] and C[1] are complements of each
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other. Since the TIA has a lowpass response, we are only interested in the low-frequency com-
ponents of the mixer output. Setting n =  1,1 and the input signal x(t) = cos[(wLO + Dw)t] with





K cos(Dwt +p/4) when C[1 : 0] = (1,0)
 K cos(Dwt +p/4) when C[1 : 0] = (0,1)




2GmRtia/p. When the LO modulator is enabled and a piecewise constant function
p(t) with three discrete values {1, 1,0} is mapped to the control signal pair C[1:0] using




(1,0) when p(t) = 1
(0,1) when p(t) =  1
(1,1) when p(t) = 0
(4.5)
the output of the DRF2IC in-phase branch in Fig. 4.5 may be described compactly as Vout =
K̃ {p(t)cos(wLOt)}x(t) where K̃ = 2
p
2GmRtia/p. The DRF2IC can therefore simultaneously
downconvert and multiply an input signal x(t) with a 2 or 3 level piecewise constant function p(t).
4.1.2 Frequency Domain Model of the DRF2IC RF Frontend in CS Detec-
tion Mode
The simplified schematic section shown in Fig. 4.6 will be used to derive a set of equations that

















Figure 4.6: Simplified schematic section used to derive a set of equations that describe the DRF2IC
system operation.
frontend (RFFE) is a modulated LO generator, linear impairments associated with this block only
are included in the simplified frequency domain. The input signal x(t) 2 M , a sparse multi-band
signal as defined in section 3.2, is multiplied by a modulated complex LO signal gi(t) = e jwct ⇥
pi(t  di) in the ith branch of the DRF2IC RFFE as illustrated in Fig. 4.6. Assume that pi(t) is a Tp
periodic pseudo-random bit sequence (PRBS) of length L = 2L0 +1, where L0 2 Z+ as described in




bi,n e j2pn fpt . The weights bi,n are evaluated
in (3.2), where bi,0 . . .bi,L 1 are the amplitudes of the ith branch PRBS employed by the DRF2IC.
The ith branch PRBS is assumed to be delayed by Dti. Assume that the Dti is bounded to within
one chip duration TP/M of the PRBS pi(t) as described in (4.6).
 xTP
M
 Dti  x
TP
M
where 0  x  0.5 (4.6)





ci,n e j2pn fpt . The Fourier transform of x̃i(t) = x̂i(t)⇤hADC(t) is given in (4.7). The input x̂i( f )
to the filter with impulse response hADC(t) is a linear combination of the fp shifted copies of X( f ).
Since X( f ) = 0 when f is not in the range  ( fMAX   fMIN)/2 to ( fMAX   fMIN)/2 as described in
section 3.2, the Fourier transform in (4.7) can be expressed with a finite sum.




ci,n X( f   fc  n fp) (4.7)
Assuming Tc = TP/l, where l = hM and h > 1, the weights ci,n are related to weights bi,n associ-
ated with pi(t) as described in (4.8).
ci,n = bi,(n l)e



























The signal X̃i(t) is sampled at fs samples per second. The samples yi[n] are used to recover the
support of the input signal x(t). The Fourier transform of the signals yi[n] is given in (4.9).



















bi,k yn,k qn X( f   fc  n fp)
(4.9)
The DRF2IC operation is described by (4.10), where F 2 Rm⇥L is the sensing matrix, Y 2 CL⇥L
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is the dictionary matrix and Q 2 CL⇥L is a diagonal matrix containing a set of complex weights.
Y (e j2p f Ts) = A z( f ) = F Y Q z( f ) (4.10)
The rows of the matrix F contain the amplitudes of the m unique pseudo-random bit sequences
employed by the DRF2IC. The columns of Y in (4.10) are those of a discrete Fourier transform
matrix Y 2 CL⇥L with the frequency of each column translated by l and with a phase offset x. The
vector z( f )in 2 RL in (4.10) includes all of the (2L0 +1) frequency shifts of the input signal X( f )
by fp Hz as described in (4.11).
z( f ) =
0
BBBBBBBBBBBBBB@
X( f   fc +L0 fp)
...
X( f   fc)
...




Multiple measurements may be extracted from a single branch of the DRF2IC RFFE by in-
creasing the branch sampling rate fs and using a digital baseband (DBB) section as illustrated in
Fig. 4.6. Refer to [27] for details. R measurements, where R = (2r + 1) and r = 0,1,2, ... may
be extracted from a single branch by using a branch sampling rate fs = (2r + 1)B Hz where B is
the width of each bin as illustrated in Fig. 3.1 in section 3.2. The DRF2IC operation with branch































































X( f   fc +L0 fp)
...
X( f   fc)
...




A section of the DRF2IC RFFE with linear impairments (i.e. frequency independent IQ imbal-
ance and time shift in the PRBS) and a DBB section for branch expansion is illustrated in Fig. 4.7.
The DRF2IC operation including linear impairments is described by (4.13), where F̃ 2 R2m⇥2L
is the sensing matrix, Ỹ 2 C2L⇥2L is the dictionary matrix and Q̃ 2 C2L⇥2L is a diagonal matrix
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containing a set of complex weights.
Y (e j2p f Ts) = A z̃( f ) = SF̃ỸQ̃K z̃( f ) (4.13)
The matrices S and K represent the complex combiner action and the downconverter impairments
respectively as described in section 3.2.1. The block diagonal matrices F̃ 2 R2m⇥2L, Ỹ 2 C2L⇥2L




















The action of the quadrature RF downconverter with frequency independent linear impairments is
described by the matrix K 2 R2L⇥2L. The vector z̃( f ) 2 C2L in (4.13) includes all of the (2L0 +1)
frequency shifts of Îi( f ) and Q̂i( f ) by fp Hz. Refer to section 3.2.1 for details.
4.1.3 RF Frontend Parameter Selection
The sweeping spectrum analyzer (SSA), MWC, QAIC and the DRF2IC system parameters are
compared in Table 4.2. The frequency span of the MWC extends from DC to fMAX and contains
2N bands (N positive, N negative frequency bands) where N = d fMAX/Be. Whereas the span
of the SSA, QAIC and the DRF2IC extends from fMIN to fMAX and contains N0 = d( fMAX  
fMIN)/Be bands. We note that the number of bands 2N processed by the MWC is much larger than
that processed by the SSA, QAIC and the DRF2IC when fMIN >> 0. Therefore, the number of
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Table 4.2: SSA, MWC, QAIC and DRF2IC system parameters.
SSA MWC QAIC DRF2IC
fc Swept - ( fMAX + fMIN)/2
f3dB,IQ - - ( fMAX   fMIN)/2 -
L - (2a  1) > 2N (2a  1) > N0
fPRBS - BL   2 fMAX BL   ( fMAX   fMIN)
M N0 d2K0 CM log(L/4K0)e dK0 CQ log(L/K0)e
m 2 dM/(2r +1)e 2dM/(2r +1)e
fADC   B   (2r +1)B
Tscan N0(ns/ fADC) ns/ fADC
LDSP N0log(N0) 4MNK0 MN0K0
measurements M from the RFFE and the number of multiplications LDSP in the CS DSP required
by the MWC to detect a given number of supports K0 is much larger than that required in the QAIC
and the DRF2IC when fMIN >> 0. The procedure outlined in section 3.2.2 may be used to select
the DRF2IC parameters for a given deployment scenario.
4.2 The Compressed Sensing DSP
The compressed sampling DSP used in the DRF2IC system is described in this section. Section
4.2.1 describes the DSP architecture and section 4.2.2 describes the support recovery algorithm.
4.2.1 The DSP Architecture
The DRF2IC information recovery (or DSP) engine illustrated in Fig. 4.8 includes the following
major elements. These elements are listed below.



































































Figure 4.8: Block diagram of the information recovery (DSP) engine used by the DRF2IC.
• Two sets of (2r +1) digital baseband (DBB) logic used for branch expansion
• Two sets of (2r +1) complex adders
• Two sets of (2r + 1) registers (memory) each containing ns words to store data used for
support recovery
• A support recovery processor implementing e.g. the OMP algorithm
The IQ imbalance compensation logic followed by a single slice of the the digital baseband









22fQ(t) with fI(t) = (f0  f2) and fQ(t) = (f1  f3)












































Figure 4.9: IQ imbalance correction logic followed by a single slice of the digital baseband (DBB)






 l from an IF
response of order l with indices ±l.
d
⇤
22 = (1  e/2)cos(g/2), d⇤12 =  (1+ e/2)sin(g/2), d⇤21 =  (1  e/2)sin(g/2), 0 < e << 1 and g
represents a small phase shift [4]. A calibration procedure described in section 6.2 is used to derive
coefficients {d11,d12,d21,d22} shown in Fig. 4.9.
The digital baseband (DBB) slice shown in Fig. 4.9 is used to extract a higher order IF response
of order l with indices ±l, where l = 1,2, . . .r. With the RFFE TIA bandwidth fT IA = B(2r +1)/2
and the ADC frequency fADC   B(2r +1), the 2r IF responses shown in Fig. 4.2 can be extracted
using r DBB slices. The frequency of the numerically controlled oscillator (NCO) is set to fNCO =
lB to extract the IF response pair with indices ±l. The bandwidth of the FIR lowpass filters
in the DBB is set to fFIR = B/2. The response at DC is not processed by a DBB slice, it is
extracted by lowpass filtering with fFIR = B/2. Therefore the 2 digital baseband sections shown
in Fig. 4.1 use 4r NCOs and 4(2r + 1) FIR filters. I and Q outputs from the DBB are summed
to form complex measurements Y1, r · · ·Y1,+r and Y2, r · · ·Y2,+r shown in Fig. 4.8. Multiple (ns)
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consecutive samples of Y1, r · · ·Y1,+r and Y2, r · · ·Y2,+r are stored in memory for further processing
by the support recovery algorithm.
4.2.2 The Support Detection Algorithm
The Orthogonal Matching Pursuit (OMP) [69–72] is the most commonly used algorithm for recov-
ering support locations in a CS system. The OMP is a simple greedy heuristic for sparse recovery,
which forms an estimate of the signal support (or occupied bins) one element at a time. It offers an
attractive tradeoff between algorithm simplicity and recovery guarantees. While other algorithms
have been shown to deliver better probability of support recovery, the OMP is often implemented
due to its simplicity. The OMP is an iterative process developed to solve underdetermined system
of equations Y = AX under the assumption that the signal X is sparse in some transform domain.
The algorithm begins by finding ai the ith column of A that best explains the measurement Y . This
is done by projecting Y = Y0 onto each column of the system matrix A and finding the column
ai that is the most highly correlated with Y0. A modified Gram-Schmidt procedure is then used
to remove the component of Y0 that best approximates aiX from Y0 to produce a residual Y1. The
column ai+1 of A that best explains Y1 is then found and the OMP procedure continues until the
residual falls below a chosen threshold or a specified number of iterations is reached. The imple-
mentation of the OMP algorithm used in this work can be separated into 5 major steps. These are
listed below.
1. Initialize variables used by the OMP algorithm
2. Perform the matching step
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3. Find the best support location
4. Compute the new residual
5. Compare iteration control variables against the user specified stopping criteria
The algorithm flow digram consisting of five major steps of the OMP implementation used in
the DRF2IC DSP engine is shown in Fig. 4.10. The inputs and output of the OMP are shown in red
in Fig. 4.10. Inputs to the algorithm include the system matrix A 2 Cm⇥N0 and the measurements
Y 2 Cm⇥ns from the RFFE. Note that while support recovery is possible with a single sample
for each row in Y , we collect ns samples for robust recovery. Other inputs include the stopping
criteria consisting of a user-specified positive real constant r threshold for the OMP residual and
a maximum number of iterations max iters. The output of the OMP S is a set of indices indicating
the spectral locations of the occupied frequency bins. During the step 1, the variable S is initialized
to an empty set, the variable r is initialized to the measurement vector Y received from the RFFE
and the OMP iterations counter j is initialized to 1. The norms A norms 2 RN0 of the columns
of the system matrix A are precomputed and is used as a normalization constant in a later step.
Steps 2 and 3 of the algorithm are used to find ai the ith column of the system matrix A that best
explains the measurement Y . This is done by projecting r=Y , where Y contains the data samples
received from the RFFE onto each column of the system matrix A and finding the column ai that
is the most highly correlated with Y . In step 2 of the algorithm, the residual r=Y is projected onto
each column of the system matrix Y . A power sum across the ns samples of the resulting vector
Z is formed. The vector Z 2 RN0 is then normalized. The variable S is then updated in step 3 by








· r = Y; 
· r_norm = norm(Y);
· S = [ ]; 
· j = 1; 
· A_norms = sqrt(diag(A’*A)); 
Store the recovered support set S
· r: OMP residual
· r_norm: OMP residual norm
· S: recovered support set
· j: OMP iterations counter
· A_norms: column norms of A
· Z = A’*r; 
· Z = sum(abs(Z).^2,2)
· Z = sqrt(Z)./A_norms 
· project r onto each column of A
· form power sum across all n samples of Z
· normalize the resulting vector Z
· [maxVal maxPos] = max(Z);
· S = [S  maxPos];
· find the index maxPos that points to the 
maximum entry in the vector Z
· update the support set S
· As = A(: , S)
· r = Y – As*pinv(As)*Y;
· r_norm = norm(r);
· j = j +1; 
· form the reduced system matrix As
· compute the new residual r 
· compute r_norm the norm of the residual r



























A Y · A: system matrix
· Y: measurements from the RFFE
max_iters
1
Figure 4.10: Algorithm flow diagram of the OMP implementation used in the DRF2IC DSP en-
gine.
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the index corresponding to the location of the maximum entry in the vector Z found in step 2. A
new residual r is then produced in step 4. In step 5, the algorithm stopping criteria is evaluated
by checking if the norm r norm of the residual r has fallen below the user-specified threshold
r threshold or if the number of iterations j has exceeded a user-specified maximum max iters.
If the stopping criteria is not met, the procedure continues until the residual falls below a chosen
threshold or a specified number of iterations is reached.
4.2.3 A Model-Free Learning Approach to Overcome the DRF2IC RF Fron-
tend Non-Idealities
This work [16] considers compressed sensing (CS) in the context of RF spectrum sensing and
presents an efficient approach for learning hardware non-idealities in an analog-to-information
converter (A2IC). The proposed methodology is based on the learned iterative shrinkage-thresholding
algorithm (LISTA), which enables co-optimization of the hardware and the reconstruction algo-
rithm and leads to a model-free recovery approach that is optimally tuned for the unique compu-
tational constraints and hardware non-idealities present in the RF frontend. To achieve this, we
devise a training protocol that employs a dataset and neural network of minimal sizes. We demon-
strate the effectiveness of our methodology on simulated data from a model of a well-established
CS A2IC in the presence of linear impairments and noise. The recovery process extrapolates from
training on 1-sparse signals to recovering the support of signals whose sparsity runs up to the
theoretical optimum for L1-based algorithms across a range of typical operating SNRs.
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4.3 Simulation Results
The simulation testbench used to evaluate the DRF2IC performance is similar to that used for
the QAIC as described in Fig. 3.6 of section 3.3.1. The DRF2IC system performance evaluation
approach and the simulation results are presented in this section. The performance of the DRF2IC
is evaluated in two steps. The first set of simulations are performed in a constant-SNR setting. The
received SNR is set relatively high to minimize the impact of noise but other signal parameters
like the number of active bins (supports) are swept while the RFFE parameters like the number of
branches (branch expansion factor) are held constant. Further simulations in the first set include
scenarios where the number of active bins in the received signal are held constant while the RFFE
branches and the RFFE linear impairment levels are swept. Once the initial values for the DRF2IC
system parameters are selected with the aid of the first set of simulations, a second set of link-level
simulations are performed. A simple AWGN channel is assumed and the DRF2IC performance
with the system parameter values chosen in the first step is evaluated under swept SNR conditions.
4.3.1 RF Frontend Dimension Selection
The DRF2IC system performance in a fixed SNR setting is studied first. The received SNR is set
to 20dB to minimize the impact of noise while the number of CS measurements M = 2R where
R = 2r + 1 is swept. The total number of bins in the span is set to L = 127 and the number of
active bins (supports) in the received signal is set to K0 = 3. For each simulation point, the input
signal consists of K0 equal power supports located at center frequencies randomly selected from a
predefined set. The results shown in Fig. 4.11 include two scenarios where (i) the delay mismatch
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) PD, K = 3, ∆t2=0
PFA, K = 3, ∆t2=0
PD, K = 3, ∆t2=TP/2M
PFA, K = 3, ∆t2=TP/2M
Figure 4.11: DRF2IC detection probability PD and false alarm probability PFA vs branch expansion
factor R = (2r +1) (L = 127, K0=3, SNR = 20 dB)
between the two PRBSs in the DRF2IC RFFE is set to zero (Dt2 = 0) and (ii) delay mismatch
is Dt2 = Tp/2L. The DRF2IC is able to detect K0 = 3 equal-power supports with PD > 90% and
PFA < 10% with (i) R = 5 in the absence of linear impairments (Dt2 = 0) and (ii) R = 7 when
Dt2 = Tp/2L. The results of this study are used to estimate a lower bound for the parameter CQ
in Table 4.2. The required number of measurements as specified by CS theory is K0CQlog(L/K0).
Therefore, in order to detect K0 = 3 supports with high probability of detection the dimension of
the DRF2IC RFFE must be such that (i) CQ = 2.05 in the absence of linear impairments and (ii)
CQ = 2.87 when Dt2 = Tp/2L. Results for K0 = 6 are illustrated in Fig. 4.12. In this case CQ = 2.26
when Dt2 = Tp/2L.
The chosen dimension of the RFFE determined by the values of R in Fig. 4.11 and Fig. 4.12
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) PD, K = 6, ∆t2=0
PFA, K = 6, ∆t2=0
PD, K = 6, ∆t2=TP/2M
PFA, K = 6, ∆t2=TP/2M
Figure 4.12: DRF2IC detection probability PD and false alarm probability PFA vs branch expansion
factor R = (2r +1) (K0=6, SNR = 20 dB)
are then used to evaluate DRF2IC system performance under changing sparsity conditions in Fig.
4.13 and Fig. 4.14. The total number of bins in the span is again set to L = 127. The received
SNR is set to 20dB to minimize the impact of noise while the number of active bins K0 is swept.
For each simulation point, the input signal consists of K0 equal power supports located at center
frequencies randomly selected from a predefined set. The DRF2IC is able to detect up to K0 = 6
supports with R = 7 with PD > 90% and PFA < 10% in the absence of linear impairments (Dt2 = 0)
and K0 = 4 supports when Dt2 = Tp/2L as demonstrated in Fig. 4.13. Additionally, Fig. 4.14
demonstrates that the DRF2IC is able to detect up to K0 = 6 supports with R = 9 with PD > 90%
and PFA < 10% when Dt2 = Tp/2L.
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Figure 4.13: DRF2IC detection probability PD and false alarm probability PFA vs K0 (R=7, SNR
= 20dB)
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Figure 4.14: DRF2IC detection probability PD and false alarm probability PFA vs K0 (R=9, SNR
= 20dB)
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) PD, K0 = 3, R = 7, ∆t2=0PFA, K0 = 3, R = 7, ∆t2=0
PD, K0 = 3, R = 7, ∆t2=TP/2M
PFA, K0 = 3, R = 7, ∆t2=TP/2M
Figure 4.15: DRF2IC detection probability PD and false alarm probability PFA vs SNR (R=7,
K0=3)
4.3.2 Link Level Simulation in an AWGN Channel
The performance of the DRF2IC assuming an AWGN channel is demonstrated next. The detection
probability (PD) and false alarm probability (PFA) as function of the received SNR are evaluated in
Fig. 4.15 and Fig. 4.16 with the number of measurements R held constant. Fig. 4.15 demonstrates
that K0 = 3 supports can be detected with PD > 90% and PFA < 10% with R=7 and an SNR=-9dB
in the absence of linear impairments (Dt2 = 0). An SNR=-6dB is required to detect K0 = 3 supports
with PD > 90% and PFA < 10% when Dt2 = Tp/2L. Fig. 4.16 demonstrates that K0 = 6 supports
can be detected with PD > 90% and PFA < 10% with R=9 and SNR=3dB when Dt2 = Tp/2L.
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PD, K0 = 6, R = 9, ∆t2=0
PFA, K0 = 6, R = 9, ∆t2=0
PD, K0 = 6, R = 9, ∆t2=TP/2M
PFA, K0 = 6, R = 9, ∆t2=TP/2M
Figure 4.16: DRF2IC detection probability PD and false alarm probability PFA vs SNR (R=9,
K0=6)
4.4 Energy Consumption Models
4.4.1 RF Frontend Energy Consumption
The sweeping spectrum analyzer (SSA) in Fig. 2.2 is used as the benchmark for energy compar-
isons. Power estimates for the DRF2IC is developed relative to a first-order power model of the
SSA. The DRF2IC RFFE illustrated in Fig. 4.1 employs 2 direct conversion chains and LO gen-
erators. The power consumed by the DRF2IC RFFE as a function of the power consumed by the
SSA elements is described in (4.15)
PDRF2IC = 2{PLNTA +2PMXR +2PBB}+2PDPRBS +PSY NT H (4.15)
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where PLNTA in (4.15) is the low noise amplifier power, 2PMXR is the power consumed by the
two mixers and 2PBB is the total power consumed by the two lowpass filters and ADCs. The LO
generators include a PLL synthesizer to generate the carrier frequency fc and PRBS generators.
PSY NT H in (4.15) is the sweeping PLL synthesizer power.
PDPRBS = 2log2(LD +1) fDPRBSzD (4.16)
PDPRBS in (4.15) represents the power consumed by the PRBS generators employed by the DRF2IC.
It is known that the number of latches needed to generate a maximal length LFSR-PRBS of length
L is 2log2(L+1). Note that in (4.16) fDPRBS is the chipping frequency and LD is the length of the
PRBS employed by the DRF2IC. The figures of merit for the latches employed by the DRF2IC
PRBS generators is zD. An estimate for the figure of merit zD is found in section 5.5.2.
4.4.2 The CS DSP Energy Consumption
In estimating the energy consumed by the DRF2IC DSP engine, it is assumed that the energy as-
sociated with the OMP algorithm is the dominant component. The OMP requires ML complex
multiplications and additions per OMP iteration or detected support location. We note that a single
complex addition consists of 2 real additions and a single complex multiplication consists of 4
real multiplications and 2 real additions. Therefore, the OMP requires L = 4ML real multiplica-
tions and additions per detected support. We note that since a set of measurements is ready every
Tscan = ns/ fADC seconds, where ns is the number of ADC samples and fADC is the ADC sampling
frequency, each iteration of the OMP must be completed within Tscan/K0 seconds. Further assum-
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ing that K0 iterations are required to find the locations of the K0 active supports, the total number
of real multiplications and additions needed to find K0 supports is LOMP = 4MLK0. Therefore, the
energy EOMP consumed by the OMP engine is
EOMP = 4ML(Pmult +Padd)Tscan (4.17)
where M is the number of CS measurements, L is the number of total bins in the span and Tscan
is the time available to perform a spectrum scan. Pmult and Padd in equation (4.17) is the power
consumed by a real multiplier and adder. The settling time of each multiplier and adder must be
less than Tscan/K0.
4.4.3 Energy Consumption Comparisons
The energy consumed by the RF frontend (RFFE) of the sweeping spectrum analyzer (SSA), the
modulated wideband converter (MWC) and the direct RF-to-Information converter (DRF2IC) are
compared in Fig. 4.17. The SSA is used as the basis of comparison and the energy consumed by the
MWC and DRF2IC RFFEs relative to that consumed by the SSA RFFE are plotted as a function
of the number of bins N in a wide frequency span extending from DC to fMAX =3.78GHz. The
number of bins N= fMAX/B where B in the bin width. Bin widths of 20MHz, 10MHz, 5MHz and
2.5MHz is used derive the total number of bins N = 189, 378, 756 and 1512 in Fig. 4.17 through
Fig. 4.20. The frequency range of interest extends from fMIN=2.52GHz to fMAX =3.78GHz and
contains N0=d( fMAX   fMIN)/Be bins. See Fig 3.1 in section 3.1 for more details.
While the SSA RFFE dissipates the least amount of power, it consumes the most amount of
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Figure 4.17: Scanner RFFE energy consumption comparison.
energy as its scan time is N0 times longer than that of the MWC and the DRF2IC. This is because
the SSA must sweep through all N0 bins and collect ns samples associated with each bin in order to
find the K0 occupied bins whose spectral locations are not known. See section 2.2 for details related
to the SSA. In contrast, the MWC and the DRF2IC can find the location of few (K0) occupied bins
with a single set of ns samples. The scan time of all three systems is listed in Table 4.2. The energy
consumption of the DRF2IC RFFE is two orders of magnitude lower than that of the SSA RFFE
and one order of magnitude lower than that of the MWC RFFE for N = 189. For N = 1512, the
DRF2IC RFFE consumes three orders of magnitude less energy than that consumed by the SSA
RFFE and two orders of magnitude less than that of the MWC RFFE.
The power consumed by the DSP blocks used in the SAA, MWC and the DRF2IC digital
backends are compared in Fig. 4.18. The SSA DSP is used as the basis of comparison and the
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Figure 4.18: Scanner DSP power consumption comparisons.
power consumed by the MWC and DRF2IC DSPs relative to that consumed by the SSA DSP are
plotted as a function of the number of bins N. The SSA DSP power is assumed to be dominated
by the FFT engine while the MWC and DRF2IC DSP power is assumed to be dominated by the
OMP engine. The number of multiplications and additions required by the algorithms used in each
DSP shown in Table 4.2 is used to estimate its power consumption. Both the MWC and DRF2IC
DSPs consume more power than the SSA DSP and the MWC DSP consumes more power than
the DRF2IC DSP. In order to explain this, we note that the frequency span of the MWC extends
from DC to fMAX and contains N bins. The MWC OMP complexity (number of additions and
multiplications) is therefore proportional N while the DRF2IC OMP complexity is proportional to
N0. While both the MWC and DRF2IC DSPs consume more power than that consumed by the
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Figure 4.19: Scanner DSP Energy Consumption Comparisons.
SSA DSP, the energy consumed my the MWC and DRF2IC DSPs is significantly lower than the
energy consumed by the SSA DSP for N = 1512 as shown in Fig. 4.19. Once again, this is because
the scan time of the SSA is N0 time larger than the scan time of the MWC and DRF2IC. We see
that the DRF2IC DSP consumes significantly lower energy compared to the SSA DSP even for
N = 189.
The combined RFFE and DSP energy consumed by the SSA, MWC and the DRF2IC systems
are compared in Fig 4.20. Once again the SSA system energy consumption is used as a basis of
comparison and the energy consumed by the MWC and DRF2IC systems relative to that consumed
by the SSA system are plotted as a function of the number of bins N. The DRF2IC system has the
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Figure 4.20: Scanner system (RFFE and DSP) energy consumption comparison.
potential to reduce the energy consumption by roughly two orders of magnitude when compared
to the SSA system and roughly by one order of magnitude when compared to the MWC system.
Chapter 5
The Direct RF-to-Information Converter
Chip Implementation
The Direct RF-to-Information Converter (DRF2IC) [2, 3] is a flexible architecture that unifies the
three critical functions of a spectrum-aware cognitive radio receiver highlighted in Fig. 1.5 in
section 1.2. While CS signal detectors [4, 7, 8, 25–29], sweeping spectrum spectrum analyzers
[30–35] and high sensitivity signal receivers [36–40, 81] have been demonstrated on chip, these
functions are currently implemented in distinct hardware blocks. Going forward, functionally
flexible and rapidly reconfigurable architectures compactly implemented on silicon will be needed
to achieve the cost, size and power targets in mass-market applications. This new generation of
multi-function cognitive radio receiver architectures will need to quickly switch between their
reception and detection modes as required by the deployment scenario.


























Figure 5.1: Evolution of the compressed sensing RF frontend architecture.
front-end (RFFE) evolutionary paths. The signal reception related evolutionary path leveraged by
the DRF2IC builds upon noise-cancellation theory. The core of the DRF2IC RFFE consists of
the FTNC [36–38, 81] receiver. On the other hand, the wideband signal detection related evolu-
tionary path leveraged by the DRF2IC builds upon compressed-sampling theory. It leverages the
benefits of both the MWC [25–27] and QAIC [4, 7, 8] while also avoiding the drawbacks of each
architecture. Similar to the MWC, the DRF2IC uses direct-conversion RF chains, typically pre-
ferred in signal receivers. However, in contrast with the MWC, it uncouples the pseudo-random
bit sequence (PRBS) generator clock frequency from the maximum signal frequency. This enables
the DRF2IC to improve upon the energy-efficiency and frequency-scalability performance of the
MWC RF front-end (RFFE). Also in contrast with the MWC, the DRF2IC implements a bandpass
frequency response thereby improving upon the sensitivity performance of the MWC. Similar to
the QAIC, the DRF2IC implements a bandpass frequency response but in contrast with the QAIC
it does not employ dual-heterodyne RF chains. This enables the DRF2IC to avoid the frequency
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dependent IQ imbalance impairments associated with the first-stage wideband frequency down-
converter employed in the QAIC.
5.1 Chip Architecture and Configuration Options
Building upon the direct-conversion RF chain, typically preferred for signal reception, and com-
bining it with a flexible LO modulator and CS signal processing, the DRF2IC [2,3] chip illustrated
in Fig. 5.2 unifies high-sensitivity reception, swept narrowband detection and CS wideband de-
tection into a single, compact, reconfigurable architecture. The operational modes of the DRF2IC
chip are summarized in Table 5.1. The DRF2IC system with off-chip elements (data converters,
digital baseband circuitry and DSP blocks) is illustrated in Fig 5.3.
In mode 1, the DRF2IC chip employs the single-ended common-source (C-S) and common-
gate (C-G) LNTA paths shown in Fig. 5.2 to form an FTNC receiver [36–38]. In contrast with
the FTNC implementation shown in section 2.1 Fig. 2.1 which employs a mixer first path for
input matching, the DRF2IC uses the C-G LNTA for input matching. This is done to isolate the
antenna from the passive mixers thereby reducing LO leakage. Also in contrast with the FTNC,
the combining network for noise cancellation is implemented in off-chip DSP. Both the C-S, C-G
path mixers are driven with the same 25% duty-cycle, 4-phase LO by setting LOSEL to 0 and both
LO modulators are disabled by setting EN1 and EN2 to 0 as shown in Table 5.3. When receiving
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Figure 5.2: The DRF2IC RF frontend chip architecture. Unifying data reception and rapid wide-
band signal detection into a single reconfigurable architecture using the FTNC and a flexible LO
generator.
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	Mode	1	 0	 0	 0	 x	 0	 0	 x	 0	 0	 -	 exp(jwLOt)	
	Mode	2	 0	 1	 0	 0	 0	 1	 x	 0	 0	 Single	Tone	 cos(wMt)exp(jwLOt)	
	Mode	3a	 1	 1	 1	 1	 1	 0	 1	 1	 0	 PRBS	 P1(t)exp(jwLOt)	 P2(t)exp(jwLOt)	
	Mode	3b	 1	 1	 1	 1	 1	 0	 1	 1	 0	 PRBS	 P1(t)exp(jwLO1t)	 P2(t)exp(jwLO2t)	
be received by increasing the TIA bandwidth, ADC sampling rate and enabling vector modulators
in the DBB.
In mode 2, only one of the two OOK-BPSK LO modulators is enabled (EN1=1, EN2=0). The
modulation waveform generator is set to generate a square-wave (SELab1=0, ENa1=0, ENb1=1).
Both the C-S and C-G path mixers are driven with the same (LOSEL=0) square-wave modulated
LO to implement simultaneous detection in two non-contiguous channels with noise cancellation.
In CS mode 3, both LO modulators are enabled (EN1=1, EN2=1) and the waveform generators
are configured to generate independent PRBSs by setting SELab1=1, ENa1=1, ENb1=0 and SE-
Lab2=1, ENa2=1, ENb2=0. The C-S and C-G path mixers are now driven with two independent
sets of LOs (LOSEL=1) modulated with two distinct PRBSs. Using CS DSP the DRF2IC performs
wideband signal detection in a single band (CS mode 3a) by setting fLO1 = fLO2 in Fig. 5.2 or in















































































































































Figure 5.3: The DRF2IC system with frontend ASIC and off-chip elements.
5.2 The Low Noise Transconductance Amplifiers
The single-ended common-source (C-S) LNTA shown in Fig. 5.4 delivers high transconductance
and ensures good noise figure performance of the FTNC receiver. The cascoded inverter is used as
the core circuit block. The current-reuse cascode cells deliver high output impedance and enhances
power efficiency. Transistors M1 and M4 in Fig. 5.4 are sized to deliver a transconductance
of 113mS. The bias voltages Vbcp, Vbcn, and Vbn are generated on-chip using transistors M9
through M14. The output voltage of the C-S LNTA is passed through an R-C lowpass filter (Rs,
Cs) and the output of the filter is compared to a reference voltage VCM using the common-mode
feedback (CMFB) amplifier consisting of transistors M15 through M21. The CMFB amplifier







































Figure 5.4: The common-source (C-S) low noise transconductance amplifier (LNTA) with bias
and common-mode feedback circuitry.
loads consisting of transistors M18, M19 and M20, M21 are constructed from cascode cells in order
to replicate the C-S LNTA core circuit and thereby eliminating sources of systematic error in the
feedback mechanism. The output of the CMFB amplifier, Vbp is used to provide the DC operating
point for transistor M1 of the C-S LNTA core. A Miller-compensation network consisting of
resistor Rc and capacitor Cc is used to strengthen the stability of the CMFB loop.
A similar structure is employed in the common-gate (C-G) LNTA shown in 5.5. In this case,
the input RF signal drives the sources of the nMOS and pMOS transistors. The C-G LNTA is used
to provide input match for the receiver. Transistors M1, M5 and M4, M8 are sized to deliver the
transconductance needed to achieve good return loss performance. An input return loss of -12dB
or better from 600MHz to 3GHz is achieved by setting the C-G LNTA transconductance to 30mS.













































Figure 5.5: The common-gate (C-G) low noise transconductance amplifier (LNTA) with bias and
common-mode feedback circuitry. A portion of the C-G LNTA (transistors M9 through M12) is
used to calibrate the RF frontend in noise cancelling reception mode.
with a common-source connection, is used for system calibration. During calibration, the input
(RFin) in Fig. 5.6) is 50 Ohm terminated and a CW test signal is applied to the test input pin
VT EST . The test signal couples into the C-S LNTA path and stimulates a signal in the C-S path IQ
output. A complex sum of the C-S and C-G IQ outputs is formed and the gain of the two paths are
co-optimized to minimize this sum thereby achieving optimal noise cancellation. Once the system
is calibrated, the test input VT EST is grounded through a capacitor.
The C-S and C-G LNTA combination along with the RF interface is shown in Fig. 5.6. Off-
chip inductors L1 and L2 are used to isolated the receiver input pins inp and inn from the voltage































Figure 5.6: RF input interface of the common-source (C-S) and common-gate (C-G) low noise
transconductance amplifier (LNTA) combination.
RFin to the C-G LNTA input. An additional pair of on-chip capacitors are used to apply the RF
signal to the input of the C-S LNTA.
The linearity of the LNTA in limited by the voltage swing at its output. Assuming that the
output impedance of the cascoded inverter based LNTA is large, the voltage swing at its output
may be expressed as Vout = GmRout , where Gm is the transconductance of the LNTA and Rout is
the total resistance seen by the LNTA output. Resistors at the output of the LNTAs are used to
model the C-S and C-G downconversion paths. The resistance Rout represents the combination
of the mixer switch resistance and up-converter TIA input impedance. In order to evaluate the























































Figure 5.7: C-G and C-S LNTA compression point as a function of the broadband load at the
output.
that causes the LNTA gain to compress by 1dB is recorded for each setting of the load resistance.
The compression points of the two LNTAs are shown in Fig 5.7. The C-S LNTA is seen to be
the linearity bottleneck. Furthermore, improvement of the LNTA compression point significantly
slows down for Rout values below 10W. Therefore, a lower limit of 10W is imposed for the total
resistance presented by the C-S downconversion path (passive mixers and TIAs). A resistive load
of roughly 15W may be used in order to achieve a 0dBm compression point for the C-S LNTA as
seen in Fig 5.7. The linearity performance of the C-G LNTA exceeds that of the C-S LNTA. A
resistive load of roughly 30W may be used in order to tolerate a 10dBm blocker with 1dB gain
compression of the C-G LNTA. The C-G and C-S LNTAs together consume 15.5mA from 1.15V.
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5.3 Passive Mixers
The current-driven passive mixers used in the I and Q downconversion paths of the DRF2IC are
shown in Fig. 5.8. The RF output current from the LNTA is downconverted by the I-path and Q-
path passive mixers consisting of two switches that are driven by two non-overlapping 25% duty-
cycle clocks. The switches are implemented using transmission gates that are designed to deliver
a 7.5 Ohm on resistance. This enables a good tradeoff between switch on-resistance, bandwidth
and power consumption. The I-path (and Q-path) mixer shown in Fig. 5.8 includes buffers with
sufficient drive capability to ensure that the signals driving the gates of the NMOS and PMOS
transistors in the switches deliver good rise and fall time. The buffer driving the NMOS transistor
consists of two inverters. Whereas, the buffer driving the PMOS transistor consists of an always-
on transmission gate and an inverter. The always-on transmission gate is sized similarly to the
first-stage inverter used in NMOS transistor buffer in order to match the propagation delay of the
two driving signals.
5.4 Transimpedance Amplifiers
The transimpedance amplifier (TIA) shown in Fig. 5.8 uses 4-bit programmable feedback resistors
and 3-bit programmable feedback capacitors for transimpedance gain and baseband bandwidth
control. The TIAs also include large shunt capacitors at the input to attenuate the downconverted
blockers. The TIA design goals are summarized in Table 5.2. The C-S LNTA path TIA uses a




4R 2R R R


















Figure 5.8: Top level schematic of the passive mixer and transimpedance amplifier.
bandwidth ranging from 20MHz to 65MHz. One of the key factors limiting the linearity of the
DRF2IC RFFE is the total load resistance at the output of the C-S LNTA as illustrated in Fig. 5.7.
In order to ensure that the C-S LNTA operates under optimal loading conditions, the total load
resistance must not exceed 15W as discussed in section 5.2. The total load resistance consists of
the mixer on resistance and the impedance seen looking into the TIA inputs. Since the passive
mixers deliver a 7.5W on resistance, the C-S LNTA path TIA input impedance must not exceed
7.5W. The C-G LNTA path TIA uses a nominal feedback resistor of 8.6kW. In order to ensure that
the C-G LNTA does not limit the overall linearity of the DRF2IC RFFE, the total load resistance
at its output is chosen to be 30W delivering a C-G LNTA compression point of 10dBm as shown in
Fig. 5.7. This is well above the C-S LNTA compression point of 0dBm. Since the passive mixers
deliver a 7.5W on resistance, the C-G LNTA path TIA input impedance must not exceed 22.5W.
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Table 5.2: Transimpedance amplifier design goals
C-G Path TIA C-S Path TIA
3-dB Bandwidth (mode1)   20MHz
3-dB Bandwidth (mode3)   65MHz
Transimpedance Gain 8.6kW 1.7kW
Low-frequency input impedance  15W  7.5W
Power consumption  6mW
Both the C-G and C-S path TIAs are implemented with two-stage Miller-compensated OTAs
as shown in Fig. 5.9. Since the C-S path TIA uses a 1.7kW feedback resistor, the OTA gain at low
frequency must be 47dB or better in order to meet the required TIA input impedance of 7.5W or
less. The differential mode frequency response including gain (red curve) and phase (blue curve)
response of the OTA used in the C-S path TIA in shown in Fig. 5.10(a). It delivers 48.4dB gain at
DC, dominant pole at 3.74MHz and 930MHz UGB. Since the C-G path TIA uses a 8.6kW feedback
resistor, the OTA gain at low frequency must be 52dB or better in order to meet the required TIA
input impedance of 22.5W or less. The differential mode frequency response of the OTA used
in the C-G path TIA in shown in Fig. 5.10(b). It delivers 53.2dB gain at DC, dominant pole at
3.34MHz and 1.75GHz UGB. The frequency response including transimpedance gain (red curve)
and input impedance (blue curve) of the C-S and C-G path TIAs are shown in Fig. 5.11. Each TIA
consumes 5.2mA from 1.15V.
5.4.1 Benefits of VCO-OTA TIAs in Wideband Current-Mode Receivers
A filterless blocker-tolerant current-mode receiver using a voltage-controlled oscillator-based op-





























Figure 5.9: The 2-stage Miler compensated OTA used in the TIAs.
(BB TIAs) is presented as an alternative to inverter-based OTAs (inv-OTAs) in this work [18, 19].
Three key advantages of VCO-OTAs over inv-OTAs are a high-dc gain, a higher bandwidth for a
given dc gain, and independent control of noise and the unity-gain bandwidth. These advantages
are used to demonstrate power reduction in the BB TIAs, the low-noise transconductance ampli-
fier, and the passive mixer LO drivers in the receiver. A design methodology for the choice of the
VCO-OTA parameters in the context of a receiver design is illustrated with an example of a 20-
MHz RF-channel bandwidth receiver operating at 2 GHz. Receiver simulation results indicate an
improvement of up to 12 dB in blocker 1-dB compression point (B1dB) for slightly higher power
consumption or up to 2.6x power reduction of the TIA resulting in up to 2x power reduction of the




Figure 5.10: Gain (red curve) and phase (blue curve) response of OTAs used in the DRF2IC TIAs;




Figure 5.11: Trnasimpedance gain (red curve) and input impedance (blue curve) of DRF2IC TIAs;














































Figure 5.12: The modulated LO generator consisting of a 25% duty cycle 4-phase clock generator,
LO modulators and drivers.
5.5 The Modulated LO Generator
The modulated LO generator shown in Fig. 5.12 consists of a differential LO receiver, a 25% duty
cycle 4-phase LO generator, an LO modulator consisting of two on-off-keyed (OOK) BPSK LO
modulator cores and LO drivers. The transfer characteristics of the LO modulator is controlled by
a pair of logic signals (C[1:0]). The 25% 4-phase LO generator and LO drivers together consume
7mW from 1.15V at 2.21GHz.
5.5.1 The LO Modulator
The modulated LO generator shown in Fig. 5.12 consists of two LO modulator cores. The OOK-
BPSK modulator core schematic is shown in Fig. 5.13. The LO modulator core uses two custom
designed high-speed NAND logic based multiplexers and control logic. The LO modulator core

























Figure 5.13: Schematic of the OOK-BPSK LO modulator core consisting of 2 custom high-speed
NAND logic based multiplexers and control logic.
Table 5.3: The OOK-BPSK LO modulator truth table.

















input LO signal to its output unaltered. When EN=1, the core either maintains or flips the polarity
of its output pair relative to its input when the logic values of the control signals C[0], C[1] are
complements of each other. When C[1]=C[0]=1, both outputs of the core are set to 0. Each core
consumes 720uW from 1.15V when the input LO signal frequency is 2.54GHz and a control signal
pair C[1:0] switching frequency is 1.27GHz.
5.5.2 The Modulation Waveform Generator
The modulation waveform generator schematic along with the truth table describing its configura-
tion options associated with the DRF2IC modes of operation are shown in Fig. 5.15. It consists of









Figure 5.14: LO modulator operation.
termination and a voltage gain stage followed by an inverter. The voltage gain stage consists of an
inverter with feedback. Each leg of the input differential clock signal pair (CLKp and CLKn) are
used to drive the function generators. The two types of function generators used in the DRF2IC
are (i) a maximal-length pseudo-random sequence (m-sequence) generator [82] and (ii) a user de-
finable test sequence generator.
The m-sequence generator employs a linear feedback shift register (LFSR) architecture con-
suming 1.7mW at a clock frequency of 1.27GHz. Its length may be set to 63 or 127. The m-
sequence generator may be turned off by disabling its clock using the signal ENa. The test se-
quence generator consists of a pair of series connected, programmable length flip-flop arrays with
feedback. User defined test sequences are loaded into the two independent flip-flop arrays through
an SPI interface. The two flip-flop arrays are loaded with independent logic sequences in order
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		 Mode1	 Mode2	 Mode3	
	SELab	 x	 0	 1	
	ENa	 0	 0	 1	































Figure 5.15: The modulation waveform generator including an m-sequence generator and a test
sequence generator.
to represent a three level (+1,0, 1) test sequence as defined in (4.5). A two-level (±1) test se-
quence may be formed by loading the true and complemented versions of a logic sequence into
the two flip-flop arrays. The test sequence generator may be turned off by disabling its clock us-
ing the signal ENb. The 2-bit output (C[1:0]) of the modulation waveform generator controls the
functionality of the LO modulator described in section 5.5.1. Either the m-sequence or the test
sequence may be passed to the output of the waveform generator through a multiplexer using the
mode selection signal SELab as illustrated by the truth table in Fig. 5.15
5.6 Chip Layout
A photo of the DRF2IC ASIC die including SPI interface circuitry and power supply decoupling
capacitors implemented in 65nm CMOS is shown in Fig. 5.16. The total area occupied by the































25% LO Generators 
& Passive Mixers 
Figure 5.16: DRF2IC RF frontend chip with a 0.56mm2 active area implemented on 65nm CMOS
.
penalty of the LO modulators, the m-sequence generator and the test sequence generator is less
than 10% of the total RFEE area.
Chapter 6
The Direct RF-to-Information Converter
Chip Measurement Results and
Performance Comparisons
6.1 Measurement Platform
An end-to-end block diagram of the DRF2IC system including the RFFE chip, off-chip analog
buffers, analog-to-digital converters and DSP is illustrated in Fig. 6.1. The DRF2IC system test
apparatus shown in Fig. 6.2 includes a chip evaluation board, off-the-shelf signal generators, a
custom signal generator and a digital oscilloscope. The DRF2IC chip board shown in Fig. 6.3
includes the RFFE chip and off-chip analog buffers. The custom signal generator includes a base-


















































































































SPI Interface Board4 PC Interface
Analog 
Buffer
Figure 6.1: The DRF2IC system block diargam.
The BB module can generate 8 independently controllable filtered-noise like complex I, Q signals
at baseband. The RF module include 8 independently controllable direct conversion transmitters
to upconvert the baseband outputs from the BB module to RF. A typical test signal generated by
the custom signal generator is illustrated in Fig. 6.9. A 4-channel high-speed digital oscilloscope
is used to capture and store the buffered RFFE samples. The DSP is implemented off-chip in
software.
6.2 Experimental Results
The high-sensitivity mode 1 performance of the DRF2IC RFEE chip is summarized in Table 6.1. At
2.1GHz, the RFFE chip delivers 40MHz of RF bandwidth and 41.5dB conversion gain consuming
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Figure 6.2: The DRF2IC system test apparatus.





Figure 6.3: The DRF2IC chip performance evaluation PC board.
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Figure 6.4: The DRF2IC RFFE conversion gain and swept B1dB performance in mode 1.
46.5mW from 1.15V. A -75dBm in-channel CW signal at 2MHz offset from the LO is used when
determining the swept B1dB performance shown in Fig. 6.4. A CW blocker is swept in frequency
and for each frequency setting the blocker power is swept until the in-channel CW signal observed
at baseband is attenuated by 1dB. An out-of-channel B1dB of -2dBm is achieved when the blocker
is located at 1.47GHz or 2.73GHz. The DRF2IC RFEE achieves 3.6dB NF after cancellation, -
26dBm P1dB, -11dBm in-channel IIP3 and +4dBm out-of-channel IIP3 with tones at 200MHz and
395MHz offset from the LO in mode 1.
In detection mode 2, the test sequence generator (Fig. 5.12) length is set to 64 and a logic
sequence representing 4 periods of a square wave is loaded into the flip-flop array. With the modu-
lation waveform generator clock set to 1.26GHz an effective modulation frequency fM of 315MHz
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Figure 6.5: The DRF2IC RFFE conversion gain and swept B1dB performance in mode 2.
is achieved. With fLO set to 2.1GHz, the RFFE response now consists of two 36dB conversion gain
peaks with 40MHz of RF bandwidth at 1.785GHz and 2.415GHz as shown in Fig. 6.5. The RFFE
chip consumes 50mW and simultaneously senses two non-contiguous channels with a cancelled
NF of 7.3dB rejecting an out-of-channel blocker at the midband frequency of 2.1GHz by 72dB.
Compared to the reception mode, a NF degradation in this mode is expected and is due to noise
downconversion from two RF channels and gain reduction.
In wideband detection mode 3a, the C-S and C-G paths driven by PRBS (m-sequnce) modu-
lated LOs deliver 25dB conversion gain (Fig. 6.6) with a 1.26GHz span ranging from fMIN=1.58GHz
to fMAX =2.84GHz when fLO1 and fLO2 are set to 2.21GHz, the m-sequence length L is 63 and clock
frequency fPRBS is set to 1.26GHz. The resolution bandwidth B is 20MHz with these settings. A -
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Conversion Gain, fCSLO=fCGLO=2.21GHz, fPRBS=1.26GHz




Figure 6.6: The DRF2IC RFFE conversion gain and swept B1dB performance in CS detection
mode 3a where signal detection is performed in a single wideband frequency span.
60dBm CW signal at 2.232GHz (2MHz offset from the center of the bin upper adjacent to midband
at 2.21GHz) is used when determining the swept B1dB performance shown in Fig. 6.6. The CW
blocker is swept through each of the 63 bins 8MHz offset from bin center. When observed at base-
band, the CW signal and the CW blocker appear at 2MHz and 8MHz since downconversion with
a PRBS modulated LO aliases the signal spectrum such that a portion from each of the 63 bins ap-
pears at baseband. For each frequency setting, the CW blocker power is swept until the 2MHz tone
observed at baseband is attenuated by 1dB. The B1dB is better than -22dBm at midspan and up to
-15dBm at the edges fMIN and fMAX . Also shown in Fig. 6.6, a resolution bandwidth B=10MHz
and span=630MHz ranging from fMIN=1.895GHz to fMAX =2.525GHz is achieved when L is 63
and fPRBS is set to 630MHz.
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The DRF2IC’s ability to suppress image frequencies in wideband detection mode 3a is demon-
strated in Fig. 6.7 and Fig. 6.8. LO modulation is disabled (RFFE is configured to mode 1) and a
calibration procedure employing a test RF signal consisting of a single -44dBm tone 5MHz offset
from the LO is used to estimate the coefficients {d⇤11,d⇤12,d⇤21,d⇤22} described in section 4.2.1. A
2x2 matrix with d⇤11, d
⇤




21 as off-diagonal elements is inverted
to derive the IQ impairment compensation coefficients {d11,d12,d21,d22} shown in Fig. 4.9. LO
modulation is then enabled and the DRF2IC RFFE is configured to mode 3a with resolution band-
width of 20MHz and span of 1.26GHz centered at 2.21GHz by setting fLO1= fLO2=2.21GHz, L=63
and fPRBS=1.26GHz. A test signal consisting of two tones is used to demonstrate image suppres-
sion. The -27dBm strong tone is located at 2.069GHz (-1MHz offset from bin center of 2.07GHz
and 141MHz below the LO center of 2.21GHz). The -67dBm weak tone is located at 2.5175GHz
(+7.5MHz offset from bin center of 2.51GHz and 300MHz above LO center). Since downconver-
sion with a PRBS modulated LO causes each of the 63 bins to simultaneously appear at baseband,
the normalized spectrum of the complex baseband signal (I   j · Q) shown in Fig. 6.7 includes
wanted tones at -1MHz and +7.5MHz in addition to a spurious tone at +1MHz caused by finite
suppression of the strong signal’s image at -2.069GHz. By programming the TIAs to deliver a
bandwidth above 30MHz, the response centered at DC in addition to higher order responses cen-
tered at -20MHz (l=-1) and 20MHz (l=+1) may be observed as illustrated in Fig. 6.7. While the
uncompensated image rejection ratio (IRR) in Fig. 6.7 is roughly 29dB, the worse case digitally
compensated image rejection ratio in Fig. 6.8 is 45dB. The digitally suppressed spurious tone is
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IF order l = +1   IF order l = -1   
Figure 6.7: Spectrum of the DRF2IC RFFE complex baseband signal (I   j · Q) in wideband
detection mode 3a demonstrating uncorrected image rejection ratio (IRR) of 29dB.
5dB below the weak signal thereby enabling an instantaneous dynamic range (DP) of 40dB or
better.
The DRF2IC system in wideband detection mode 3a is scaled as illustrated in Fig. 6.10 from
detecting 3 to 6 10MHz wide bins with its m=2 IQ branch pairs by increasing the ADC clock
frequency fADC from 63MHz to 105MHz and increasing the number of measurements R = m(2r+
1) from 10, where r=2, to 18, where r=4. When fADC=63MHz and R=10, a detection probability
PD >90% and a false alarm PFA <10% is maintained for up to K0=3 bins. To generate each pair
of PD, PFA data points in Fig. 6.10, 125 experiments are conducted where the location of the
K0 occupied bins are changed from one experiment to the next. Each of the K0 bins are set to a
power of -54dBm. When fADC=105MHz and R=18, K0=6 bins are detected with PD >90% and
PFA <10%. With the system appropriately scaled, the CS DSP uses 125 samples from each of
the R=18 measurements and detects up to 6 10MHz wide occupied bins scattered over a 1.27GHz
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IF order l = -1   
Figure 6.8: Spectrum of the DRF2IC RFFE complex baseband signal (I   j · Q) in wideband
detection mode 3a demonstrating corrected image rejection ratio (IRR) of 45dB.























Figure 6.9: Spectrum of test signal used to evaluate the DRF2IC detection and false alarm proba-
bility.
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PD, r = 4, fADC = 105MHz
PD, r = 2, fADC = 63MHz
PD, r = 1, fADC = 40MHz
PFA, r = 4, fADC = 105MHz
PFA, r = 2, fADC = 63MHz
PFA, r = 1, fADC = 40MHz
Performance Target: 
PD>90% and PFA<10%  
Figure 6.10: The DRF2IC in CS detection mode 3 is scaled from detecting 2 to 6 occupied bins
with PD >90% and PFA <10% by increasing the number of DBB slices (2r) and ADC clock fre-
quency ( fADC) from 2 & 40MHz to 8 & 105MHz.
span in 1.2us as illustrated in Fig. 6.11. The minimum and maximum detectable signal levels are
-71dBm and -4.8dBm with PD >90% and PFA <10%, thus achieving a 66dB operational dynamic
range.
In wideband detection mode 3b, two disjoint bands can be simultaneously monitored by uncou-
pling the C-S and C-G paths and driving their mixers with distinct LOs modulated with PRBSs.
Setting fCSLO=950MHz, fCGLO=2.21GHz and fPRBS=630MHz, the DRF2IC RFFE now delivers
two disjoint wideband frequency spans extending from 635MHz to 1.265GHz and 1.895GHz to
2.525GHz as shown in Fig. 6.12
The instantaneous dynamic range (IDR) in Fig. 6.13 is measured by sweeping the power of a
120
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PD, K0 = 6
PD, K0 = 5
PD, K0 = 4
PFA, K0 = 6
PFA, K0 = 5
PFA, K0 = 4
66dB 
Figure 6.11: DRF2IC performance in CS detection mode 3a. The location of up to 6 10MHz wide
bins scattered over a 1.27GHz span is found in 1.2us while maintaining PD >90% and PFA <10%.


















fCGLO = 2.21GHz, fPRBS = 630MHz
fCSLO = 950MHz, fPRBS = 630MHz
630MHz630MHz
Figure 6.12: The DRF2IC RFFE conversion gain in CS detection mode 3b where signal detection
is performed in two disjoint wideband frequency spans.
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Figure 6.13: Instantaneous bandwidth and dynamic range of the DRF2IC RFFE in CS detection
mode 3. In-set figure is the spectrum of the test signal.
weak interferer at 2.32GHz while fixing the power of 3 strong interferers at 890MHz. The IDR (DP
in Fig. 6.13) is the maximum power difference between the strong and weak interferers such that
PD >90% and PFA <10% is maintained for the weak interferer. IDR of 40dB (6.64 ENOBs) and
and instantaneous bandwidth (IBW) of 1.43GHz is achieved. The calibration approach in [26] may
be used to further improve IDR. The DRF2IC RFFE consumes 58.5mW from 1.15V in wideband
detection modes 3a and 3b.
To demonstrate fast mode switching in Fig. 6.14, a tone at 2.105GHz and a 20MHz noise-
like signal at 2.44GHz are used to measure the DRF2IC RFFE mode switching time. Initially in
reception mode with fLO=2.1GHz, the RFFE downconverts the RF tone to baseband and rejects
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At t=0, baseband 
IQ outputs switch 
from sine, cosine to 
sine, cosine plus a 
noise-like signal LO modulation 
enable command 
Signal Spectrum Signal Spectrum 
Wideband response 
downconverts both 
signals  when t > 0  
Conversion gain 
switching in 50nS 
Gain = 41.5dB 
Gain = 25dB 
Mode 1 Mode 3a 
Figure 6.14: The DRF2IC RFFE requires 50ns to switch from high-sensitivity reception mode to
CS wideband detection.
the noise-like signal. At time t=0 the RFFE is switched from high-sensitivity reception to wide-
band detection mode by enabling LO modulation and the baseband signal switches from a 5MHz
sinusoid to a superposition of the sinusoid and the noise-like signal in 50ns.
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6.3 The DRF2IC Chip Performance Compared to the State of
the Art
The performance of the DRF2IC configured in signal reception in mode 1 is compared to the state-
of-art (SoA) FTNC [38] receiver in Table 6.1. The DRF2IC uses 25% duty-cycle 4-phase LO while
the FTNC receiver in [38] uses an 8-phase LO. Both receivers implement the same input frequency
range extending from 600MHz to 3GHz. However, the DRF2IC delivers an RF bandwidth of
40MHz whereas the FTNC receiver in [38] implements a 6MHz RF bandwidth. When measuring
the blocker 1dB compression point (B1dB) of the FTNC receiver, the out-of-band blocker is placed
80MHz offset from the desired signal frequency. The FTNC [38] receiver delivers a B1dB of -
2.5dBm and the DRF2IC delivers a B1dB of -2dBm. We note that the ratio of the blocker offset
(80MHz) to TIA bandwidth (3MHz) is 26.7. Since the DRF2IC implements a TIA bandwidth
of 20MHz, using the same ratio of 26.7, the out-of-band blocker is placed 540MHz offset from
the desired signal when measuring the B1dB. Thus performance of the DRF2IC parallels the SoA
FTNC [38] receiver when adjusted for signal bandwidth.
the DRF2IC delivers a 76dB spurious free dynamic range (SFDR) adjusted to a 1MHz band-
width in mode 1. Thus the performance of the DRF2IC as a signal detector in mode 1 compares
favorably to recently published spectrum analyzers on chip [30–35] shown in the upper right clus-
ter of Fig. 6.15. While the cross-correlation spectrum analyzer [30] delivers an 89dB SFDR, it
consumes an estimated 6x more energy compared to the DRF2IC in mode 1. The DRF2IC in
mode 2 can bifurcate a frequency range of interest and sweep through this range while performing
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Table 6.1: The DRF2IC RFFE performance in mode 1 compared to a state-of-art FTNC receiver.
[a] Measured NF is 1.8dB in low NF mode and 3dB in harmonic blocker rejection mode 
[b] B1dB is measured with the blocker 80MHz offset from the 2GHz carrier. The blocker 
offset (Δf) to TIA bandwidth (TIA3dB) ratio is (Δf / TIA3dB) =80/3 =26.7 
[c] B1dB is measured at 540MHz offset from 2.1GHz carrier (note that Δf / TIA3dB = 27) 
[d] Reported area includes 200KHz bandwidth TIAs. The estimated area with 3MHz 
bandwidth TIAs is 1.2mm2. 
		 FTNC	[37]	 This	Work	[1]	
	CMOS	Technology	 [nm]	 28	 65	
	RX	Frequency	 [MHz]	 600-3000	 600-3000	










	Supply	Voltage	 [V]	 1	 1.15	






signal detection in a pair of channels at a time thereby delivering a useful combination of moderate
sensitivity (7.3dB NF), sweep time and energy consumption as shown in the center of Fig. 6.15.
The DRF2IC in operational mode 3 compactly adds CS wideband detection to an FTNC re-
ceiver by introducing pseudo-random LO modulation. The active area of the DRF2IC RFFE in-
cluding the LO modulation circuitry is 0.56mm2 as illustrated in Fig. 5.16. The area needed to im-
plement LO modulation is less than 0.06mm2 which is roughly 10% of the 0.5mm2 area occupied
by the implemented FTNC receiver in [3]. The DRF2IC delivers the best reported combination of
speed and energy consumption when compared to recently published CS wideband detectors on
chip [8, 26, 28, 29] shown in the lower left cluster of Fig. 6.15. The DRF2IC chip is contrasted
with the QAIC [8] and MWC [26] chips in Table 6.2. The DRF2IC requires only 2 PRBSs to
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Figure 6.15: The DRF2IC chip in various modes compared to CS signal detectors and traditional
sweeping spectrum analyzers.
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in an FTNC receiver by using the higher order IF responses resulting from downconversion with a
PRBS modulated LO. In contrast, the QAIC in [8] requires 8 PRBSs and 8 IF branches to detect 3
signals. Requiring only a small number of PRBSs, the DRF2IC can select m-sequences with the
desired optimal flat spectral profiles.
The power consumed by the various circuit blocks in the DRF2IC, QAIC and the MWC fron-
tends are shown in Fig. 6.16. The frequency range of operation of the MWC chip in [26] extends
from DC to 900MHz. When estimating the power consumption of the various circuit blocks,
all architectures are scaled up to the same frequency range of interest extending from 2.7GHz to
3.7GHz. ADCs used in all architectures are assumed to be 8 ENOBs with the same FOM. The
power consumption of the MWC is roughly 7.5x times higher than the DRF2IC and QAIC. The
PRBS generator dominates the power dissipated in the MWC and accounts for 77% of the total
frontend power as illustrated in Fig. 6.16. This is because the PRBS clock fPRBS in the MWC
must be set to fPRBS   2 fMAX where fMAX is the maximum frequency of the signal. This demon-
strates the difficulty associated with scaling the MWC to higher frequencies. Compared to the
MWC [26] chip, the DRF2IC chip reduces the PRBS length and clock frequency by 5.8x while
also enabling an estimated 5.8x reduction in complexity (i.e. number of multiplications) of the
CS DSP [69, 70] for a frequency range of interest extending from 2.7GHz to 3.7GHz and resolu-
tion bandwidth B=10MHz. When computing the number multiplications required in the CS DSP
per detected signal component, R = 2(2r + 1) = 6 with r=1 is used for the DRF2IC and MWC.
Whereas R = m = 8 is used for the QAIC. The DRF2IC achieves up to a 12.2x reduction in RFFE
energy consumption per detected interferer. It achieves up to a 17.4x improvement in CS RF front-
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(a) DRF2IC 110mW total power (b) QAIC 120mW total power
(c) MWC 897mW total power
Figure 6.16: DRF2IC, QAIC and the MWC frontend power allocations
end figure of merit defined as FOM=PRFFE/(m · fADC · 2ENOBs), where PRFFE is the RF front-end
(including LNA, PLL, ADCs) power, m · fADC is the aggregate sampling rate and 2ENOBs is the
measured instantaneous dynamic range.
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Table 6.2: The DRF2IC performance in CS wideband detection mode compared to other CS signal
detector chips.
 QAIC [7] MWC [25] This Work [1] 
Number of Branches in the RFFE 16  5 4 
Aggregate Sampling Rate* [MHz] 320 525 420 
Number of Detected Signals 3 4 6 
Measured Input Frequency Range [GHz] 2.7-3.7 0-0.9  0.635-2.84 
Measured RFFE Chip Power [mW] 80 704 58.5 
Required Number of Independent PRBSs 8 5 2 
*PRBS length 127 740 127 
*PRBS clock frequency [GHz] 1.27 7.4 1.27 
*Estimated RFFE Power with LNA, PLL, ADCs [mW] 120 897 # 110 
Scan Time [us] 4.4 1.2 1.2 
RFFE Energy per Scan [nJ] 528 1076 132 
RFFE Energy per Detected Signal [nJ] 176 269 22 
Relative RFFE Energy per Detected Signal  8  12.2 1 
&Estimated Number of Multiplications in the CS DSP 1016 4440 762 
Measured Instantaneous Dynamic Range [ENOBs] 3 6.1 6.6 
Measured Instantaneous Bandwidth [GHz] 1 0.9 1.43 
Detector RFFE Figure of Merit (FOM) [pJ/conv.] 46.9  24.9 2.7 
* All systems are scaled to a common input frequency range: fMIN=2.7GHz to fMAX=3.7GHz 
# A single shared shift register bank (length 740, clock 7.4GHz) for all branches in [26] is assumed 
& Number of multiplications per detected signal per sample when scanning 2.7-3.7GHz with B=10MHz 
Chapter 7
Using Theoretical Principles and
Technology Blocks Developed for the
DRF2IC to Enable Other Application Areas
The the modulated-clock downconversion mixer (MC-DM) first introduced in the DRF2IC (see
section 4.1.1) and the antenna-weight-modulated phased-array (AWM-PA) are explored as key en-
ablers of ambient-aware, opportunistic receivers in emerging 5G deployments [1]. The benefits
of the MC-DM is demonstrated first with an out-of-channel interferer reflecting, inter-band carrier
aggregation receiver architecture where the RF carrier combination is selected simply by program-
ming the frequency of the CW waveform used to modulate the mixer clock. Second, a wideband
spectrum scanner architecture utilizing pseudo-random modulation of the downconversion mixer
clock and Compressed-Sampling (CS) DSP is explored where a few large interferers are detected
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in ns time. The benefits of the AWM-PA is demonstrated with a phased-array architecture utiliz-
ing pseudo-random modulation of the antenna weights and CS DSP where a few large DoAs are
detected in us time.
Architectural features enabled by the MC-DM and the AWM-PA in direct-conversion noise-
cancelling and delay-and-sum beamforming receivers are summarized in Table 7.1 as a function
of the waveform type used to modulate the downconversion mixer clock and the antenna weights.
7.1 Flexible Tuned Matching and Reception Concurrently on
Two RF Carriers
A SAW-filter based antenna interface for aggregating two RF carriers from e.g. a set of high-
frequency bands (HB1 · · ·HBk) and a set of low-frequency bands (LB1 · · ·LBn) is illustrated in Fig.
7.1. A diplexer is used to separate the input signal (RFin) into its high and low frequency com-


























Figure 7.1: A SAW filter based antenna interface for aggregating two RF carriers from e.g. a set
of high frequency (HB1 · · ·HBk) and a low frequency (LB1 · · ·LBn) bands.
RF carriers from the low and hing frequency band clusters. The complexity of this antenna in-
terface quickly becomes infeasible as the number of bands in the low and high frequency clusters
increases.
In contrast, the modulated-mixer-clock receiver (MCM-RX) [17] shown in Fig. 7.2 employs a
SAW-less antenna interface consisting of a mixer-first arrangement utilizing MC-DMs to deliver
tuned matching simultaneously on two RF carriers fRF1 and fRF2. The two RF carriers are selected
simply by setting the frequency fM of a CW waveform used to modulate the clocks used to drive
the downconversion mixers. While the receiver architecture in [84] is capable of tuned match-
ing concurrently on two RF carriers, the MCM-RX delivers better noise figure and out-of-band
blocker immunity. An additional arrangement (Fig. 7.2) consisting of low-noise transconductance
amplifiers (LNTAs) and MC-DMs in combination with the mixer-first arrangement and band sepa-
ration DSP is used to concurrently enable two high-Q frequency responses at fRF1 and fRF2 in the
MCM-RX. Noise cancellation [37] DSP is used to cancel the noise from the mixer-first arrange-
ment leaked into the LNTA arrangement thereby enabling high-sensitivity reception concurrently
on two separate RF carriers.
























































Figure 7.2: SAW-less flexible tuned matching and reception concurrently on two RF carriers using
CW-modulated mixer clocks in the frequency-translational noise-cancelling receiver.
clocks for the down-conversion mixers in its mixer-first and low-noise transconductance branches,
thereby enabling tuned matching and reception concurrently at two RF carriers. Turning off the
modulation reverts the receiver back to single-carrier operation, whereas using PN sequences to
modulate the mixer clocks enables rapid, wideband compressive-sampling (CS) spectrum scan-
ning. All three functions are accomplished within a single unified architecture. A prototype of the
multi-branch modulated-mixer-clock receiver shown in Fig. 7.3 was developed in 65nm CMOS
and operates from 0.3 to 1.3GHz. For single-carrier reception, the receiver delivers 15MHz RF
bandwidth, 42dB conversion gain, 3.3dB NF, +3.3dBm B1dB, and +12.2dBm OB-IIP3. Concur-
rent dual-carrier reception at 500MHz and 900MHz offers -8.4dBm B1dB and ¡6dB NF. In rapid
CS spectrum scanning mode, the receiver achieves 66dB dynamic range with -75dBm sensitivity


















































































































































































Figure 7.3: The Modulated Mixer Clock Receiver Architecture and Chip.
7.2 Compressive-Sampling Rapid Direction-of-Arrival Finding
The Direct Space-to-Information Converter (DSIC) [15] shown in Fig. 7.4 is a unified architecture
for delay-and-sum reception and CS DoA finding. The DSIC employs an AWM-PA to compactly
introduce rapid CS DoA finding to an analog beamforming receiver. In CS detection mode, pseudo-
random modulation of the antenna phase shifts implemented at baseband is enabled creating a
wide antenna pattern as illustrated in Fig. 7.4 thereby simultaneously collecting energy from all
directions in the span. Multiple unique superpositions of all directions from the entire span are
created sequentially in time and CS DSP is used to find the DoAs of a few large signal components
in 1us. In reception mode antenna weight modulation is disabled and delay-and-sum reception on
a single DoA is enabled. While the architecture in [85] does enable rapid CS DoA finding, it uses
dedicated banks of hardware for each CS measurement and thus the hardware complexity of this
architecture becomes infeasible as the number of required DoAs increases.
The direct space-to-information converter (DSIC) [14, 15] unifies conventional delay-and-sum







































Figure 7.4: Rapid detection of the DoA of a few large signal components using pseudo-random
modulation of antenna phase shifts in a delay-and-sum analog beamforming receiver.
finding into a single, reconfigurable phased-array receiver architecture. Where current CBF based
DOA scanners need to exhaustively search through multiple DOA angles, the DSIC is able to re-
ceive energy from all possible angles by modulating its antenna weights psuedo-randomly. The
DSIC RF-ASIC shown in Fig. 7.5 can operate from 1-3GHz, was fabricated in 65nm CMOS and
includes 8 direct-conversion paths each delivering 32dB conversion gain, 3.3dBm in-band IIP3 and
6.4dB NF while consuming 19.8mW from 1.2V. The DSIC RF-ASIC has two modes of operation,
CS-DOA and CBF-Reception and can switch between them in less than 1us. In CS-DOA mode,
the DSIC RF-ASIC finds the DOA of a single signal in 1us consuming 158nJ which is 4x faster
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Figure 7.5: The Direct Space-to-Information Converter Architecture and Chip.
Chapter 8
Conclusions and Future Work
8.1 Conclusions
Future cognitive radio (CR) terminals will rapidly gain awareness of their fast changing RF en-
vironment and opportunistically access a shared pool of spectrum. Spectrum sensing is a key
component of CR. A spectrum-aware CR receiver will include a sweeping spectrum analyzer, a
wideband signal detector, a dynamic link management (DLM) engine and a high-sensitivity sig-
nal receiver. The DLM engine will use information from the sweeping spectrum analyzer and the
wideband signal detector to reconfigure the signal receiver in order to opportunistically access the
shared pool of spectral bands. Sweeping spectrum analyzers are key to detecting weak incum-
bents or finding gaps in the crowded spectrum. Compressed-sampling (CS) architectures have the
potential to enable energy-efficient, rapid, wideband signal detection.
This thesis shows how RF signal finding in frequency can be formulated in a way that allows
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us to reap the full benefits offered by CS theory. We then showed how the resulting novel analog
and RF front-end circuit architecture demonstrates unique advantages both in functionality and
performance. It shows how the right CS formulation can unify wideband spectrum scanning with
high-sensitivity signal reception into single reconfigurable architecture that is much more compact
compared to traditional approaches with disjoint redundant circuits for scanning and reception.
This work demonstrates how a CS based approach breaks through the performance bounds of
traditional scanning architectures, which are plagued by fixed performance trade-offs dictated by
their underlying Nyquist sampling approach.
The DRF2IC presented in this thesis is a reconfigurable architecture employing a flexible LO
modulator and two direct-conversion IQ branch pairs. It has the potential to significantly reduce RF
hardware area and complexity in a spectrum-aware CR receiver by introducing functional flexibil-
ity. The DRF2IC compactly unifies noise cancelling reception and compressed-sampling wideband
detection into a single RF frontend.
In reception mode, the DRF2IC parallels the performance of the SoA FTNC receiver. In CS
wideband detection mode, the DRF2IC retains key advantages of both the MWC and the QAIC
while avoiding the drawbacks of each architecture. In contrast with the MWC, it scales easily
to higher frequencies by uncoupling the PRBS clock frequency from the maximum frequency of
interest. It employs a direct-conversion RF chain in contrast with the QAIC. Coupling its two IQ
branch pairs, the DRF2IC can perform noise cancellation in a single channel or CS detection over
a single wideband frequency span. The DRF2IC RFFE has a unique feature that allows the user
to uncouple its two IQ branch pairs and perform CS detection in two disjoint wideband frequency
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spans thereby achieving an SoA combination of energy consumption, instantaneous bandwidth and
instantaneous dynamic range.
The DRF2IC prototype chip can switch from high-sensitivity signal reception to CS wideband
signal detection in roughly 50ns. The functional flexibility combined with fast reconfigurability of
the DRF2IC has the potential to enable future cognitive radio terminals that rapidly gain awareness
of their fast changing spectrum environment and opportunistically gain access to a shared pool of
fragmented spectrum while meeting the cost, size and power targets in mass-market applications.
While the focus of this thesis is RF signal finding and reception in frequency, the CS-based RFIC
design approach presented here is applicable to a wide range of other applications like direction-
of-arrival and range finding.
8.2 Future Work
Developing a mathematical model to describe non-idealities (or impairments) in analog-to-information
converter (AIC) RF frontends (RFFEs) is key to understanding the practical performance limits of
AICs. Once an impairment model is developed, impairment compensation approaches can then be
designed. Models for linear impairments in the QAIC and DRF2IC RFFEs have ben developed in
sections 3.2.1 and 4.1.2. A model for frequency-independent and frequency-dependent IQ gain and
phase imbalance in the QAIC RFFE has been developed in section 3.2.1. Additionally, a model
that describes the performance impact of time offsets between the pseudo-random bit sequences
(PRBSs) in the DRF2IC RFFE has been developed in section 4.1.2. However, to fully understand
the practical performance limits of wideband AICs, mathematical models for intermodulation dis-
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tortion and gain compression are also needed. These types of non-linear impairments can have
significant deleterious impact on the overall performance of AICs.
Developing impairment models and compensation schemes for wideband RFFEs that e.g. per-
form spectrum folding like the MWC, QAIC and the DRF2IC can be difficult. Furthermore, the
resulting compensation schemes especially for non-linear impairments have the potential to be
computationally costly. In section 4.2.3 an efficient approach for learning hardware non-idealities
in an analog-to-information converter (AIC) is developed. The proposed methodology is based on
the learned iterative shrinkage-thresholding algorithm (LISTA), which enables co-optimization of
the hardware and the reconstruction algorithm and leads to a model-free recovery approach that
is optimally tuned for the unique computational constraints and hardware non-idealities present in
the RF frontend. To achieve this, we devise a training protocol that employs a dataset and neural
network of minimal sizes. We demonstrate the effectiveness of our methodology on simulated data
from a model of a well-established compressed-sampling AICs in the presence of linear impair-
ments and noise. The recovery process extrapolates from training on 1-sparse signals to recovering
the support of signals whose sparsity runs up to the theoretical optimum for L1-based algorithms
across a range of typical operating SNRs. However, in section 4.2.3, only linear impairments in
the AIC RFFE is considered. Furthermore the AIC performance testing is done using a specific
class of sparse multiband signals (i.e. sparse signals with equal power supports). While the ini-
tial findings are very promising, further work is needed to demonstrate the utility of a learning
based approach in the presence of linear and non-linear impairments in the AIC RFFE and the
performance of such approaches must be tested with a wide variety of sparse test signals.
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The benefits of VCO-OTA based transimpedance amplifiers (TIAs) are explored in section
5.4.1. Specifically, the benefits of VCO-OTA based TIAs in wideband current mode receivers is
examined. A filterless blocker-tolerant current-mode receiver using a voltage-controlled oscillator-
based operational transconductance amplifiers (VCO-OTAs) for the baseband transimpedance am-
plifiers (BB TIAs) is presented as an alternative to inverter-based OTAs (inv-OTAs). Three key
advantages of VCO-OTAs over inv-OTAs are a high-dc gain, a higher bandwidth for a given dc
gain, and independent control of noise and the unity-gain bandwidth. These advantages are used
to demonstrate power reduction in the BB TIAs, the low-noise transconductance amplifier, and the
passive mixer LO drivers in the receiver. Receiver simulation results indicate an improvement of
up to 12 dB in blocker 1-dB compression point (B1dB) for slightly higher power consumption or
up to 2.6x power reduction of the TIA resulting in up to 2x power reduction of the receiver for
similar B1dB performance. While these findings are very promising, silicon validation of these
circuit techniques on a scaled CMOS process is required to fully demonstrate their potential.
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